index
:
delta/linux-rt.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
master
stable-rt/v3.14-rt
stable-rt/v3.14-rt-rebase
stable-rt/v3.2-rt
stable-rt/v3.2-rt-rebase
stable-rt/v5.10-rt
v3.0-rt
v3.0-rt-rebase
v3.10-rt
v3.10-rt-rebase
v3.12-rt
v3.12-rt-rebase
v3.14-rt
v3.14-rt-rebase
v3.18-rt
v3.18-rt-next
v3.18-rt-rebase
v3.2-rt
v3.2-rt-features
v3.2-rt-rebase
v3.4-rt
v3.4-rt-features
v3.4-rt-rebase
v3.6-rt
v3.6-rt-rebase
v3.6-stable
v3.8-rt
v3.8-rt-rebase
v4.1-rt
v4.1-rt-rebase
v4.14-rt
v4.14-rt-next
v4.14-rt-rebase
v4.19-rt
v4.19-rt-next
v4.19-rt-rebase
v4.4-rt
v4.4-rt-next
v4.4-rt-rebase
v4.9-rt
v4.9-rt-next
v4.9-rt-rebase
v5.10-rt
v5.10-rt-next
v5.10-rt-rebase
v5.15-rt
v5.15-rt-next
v5.15-rt-rebase
v5.4-rt
v5.4-rt-rebase
v6.1-rt
v6.1-rt-next
v6.1-rt-rebase
git.kernel.org: pub/scm/linux/kernel/git/rt/linux-stable-rt.git
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
mm
Commit message (
Expand
)
Author
Age
Files
Lines
*
[PATCH] mm: init_mm without ptlock
Hugh Dickins
2005-10-29
1
-3
/
+1
*
SB1 cache exception handling.
Andrew Isaacson
2005-10-29
2
-8
/
+51
*
Add support for SB1A CPU.
Andrew Isaacson
2005-10-29
1
-0
/
+1
*
Fix zero length sys_cacheflush
Atsushi Nemoto
2005-10-29
1
-0
/
+2
*
Rename page argument of flush_cache_page to something more descriptive.
Ralf Baechle
2005-10-29
1
-16
/
+17
*
Fix wrong comment.
Ralf Baechle
2005-10-29
1
-1
/
+1
*
Fixup a few lose ends in explicit support for MIPS R1/R2.
Ralf Baechle
2005-10-29
1
-2
/
+2
*
Don't copy SB1 cache error handler to uncached memory.
Ralf Baechle
2005-10-29
1
-1
/
+0
*
Fix stale comment in c-sb1.c.
Andrew Isaacson
2005-10-29
1
-1
/
+1
*
Cleanup the mess in cpu_cache_init.
Ralf Baechle
2005-10-29
5
-54
/
+44
*
Use R4000 TLB routines for SB1 also.
Ralf Baechle
2005-10-29
2
-386
/
+1
*
Sync c-tx39.c with c-r4k.c.
Atsushi Nemoto
2005-10-29
1
-4
/
+5
*
Add/Fix missing bit of R4600 hit cacheop workaround.
Thiemo Seufer
2005-10-29
2
-1
/
+2
*
Minor code cleanup.
Thiemo Seufer
2005-10-29
1
-15
/
+15
*
R4600 v2.0 needs a nop before tlbp.
Thiemo Seufer
2005-10-29
1
-0
/
+2
*
Don't set up a sg dma address if we have no page address for some reason.
Thiemo Seufer
2005-10-29
1
-38
/
+8
*
More .set push/pop.
Thiemo Seufer
2005-10-29
1
-2
/
+2
*
Let r4600 PRID detection match only legacy CPUs, cleanups.
Thiemo Seufer
2005-10-29
2
-7
/
+10
*
Handle mtc0 - tlb write hazard for VR5432.
Ralf Baechle
2005-10-29
1
-0
/
+1
*
Avoid SMP cacheflushes. This is a minor optimization of startup but
Ralf Baechle
2005-10-29
4
-29
/
+13
*
Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.
Pete Popov
2005-10-29
1
-0
/
+1
*
More AP / SP bits for the 34K, the Malta bits and things. Still wants
Ralf Baechle
2005-10-29
2
-5
/
+3
*
Mark a few variables __read_mostly.
Ralf Baechle
2005-10-29
1
-1
/
+7
*
MIPS R2 instruction hazard handling.
Ralf Baechle
2005-10-29
1
-0
/
+1
*
Detect the 34K.
Ralf Baechle
2005-10-29
1
-0
/
+1
*
Define kmap_atomic_pfn() for MIPS.
Ralf Baechle
2005-10-29
1
-0
/
+19
*
Date: Fri Jul 8 20:10:17 2005 +0000
Ralf Baechle
2005-10-29
1
-1
/
+1
*
Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.
Ralf Baechle
2005-10-29
4
-6
/
+6
*
Avoid tlbw* hazards for the R4600/R4700/R5000.
Maciej W. Rozycki
2005-10-29
1
-1
/
+6
*
Inline ioremap() calls for constant addresses that map to KSEG1.
Maciej W. Rozycki
2005-10-29
1
-12
/
+3
*
Fix the diagnostic dump for the XTLB refill handler.
Maciej W. Rozycki
2005-10-29
1
-1
/
+8
*
Fix a diagnostic message.
Maciej W. Rozycki
2005-10-29
1
-1
/
+1
*
Use macros for the RM7k cp0.config bits instead of magic numbers.
Maciej W. Rozycki
2005-10-29
1
-9
/
+9
*
Optimize R3k TLB Load/Store/Modified handlers, by scheduling
Maciej W. Rozycki
2005-10-29
1
-40
/
+30
*
Fill R3k load delay slots properly.
Maciej W. Rozycki
2005-10-29
1
-0
/
+3
*
Only dump instructions actually emitted.
Maciej W. Rozycki
2005-10-29
1
-7
/
+7
*
Handle _PAGE_DIRTY correctly for CONFIG_64BIT_PHYS_ADDR on 32bit CPUs.
Thiemo Seufer
2005-10-29
1
-23
/
+29
*
Better interface to run uncached cache setup code.
Thiemo Seufer
2005-10-29
2
-25
/
+10
*
Arrested for multiple offences of header file inclusion.
Ralf Baechle
2005-10-29
1
-1
/
+1
*
Fix race conditions for read_c0_entryhi. Remove broken ASID masks in
Thiemo Seufer
2005-10-29
2
-45
/
+63
*
Remove useless casts. Fix formatting.
Maciej W. Rozycki
2005-10-29
1
-12
/
+19
*
Fix 64bit SMP TLB handler and stack frame handling, optimize 32bit SMP
Thiemo Seufer
2005-10-29
1
-29
/
+21
*
R4300 delay slot.
Ralf Baechle
2005-10-29
1
-0
/
+1
*
Reformat; cosmetic cleanups.
Ralf Baechle
2005-10-29
1
-1
/
+2
*
Export shm_align_mask and flush_data_cache_page.
Ralf Baechle
2005-10-29
1
-0
/
+2
*
Gcc 4.0 fixes.
Ralf Baechle
2005-10-29
1
-1
/
+1
*
Sparseify MIPS.
Ralf Baechle
2005-10-29
3
-9
/
+11
*
Base Au1200 2.6 support.
Pete Popov
2005-10-29
2
-0
/
+5
*
Fix initialization. Unbreak the wait-for-completion loops. Code cleanup.
Thiemo Seufer
2005-10-29
1
-22
/
+24
*
Switch SiByte drivers back to __raw_*() functions.
Maciej W. Rozycki
2005-10-29
1
-14
/
+14
[next]