summaryrefslogtreecommitdiff
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: meson: gxbb: fix build error without RESET_CONTROLLERTobias Regnery2018-02-251-0/+1
* clk: sunxi-ng: fix build error without CONFIG_RESET_CONTROLLERTobias Regnery2018-02-251-0/+1
* clk: sunxi: sun9i-mmc: Implement reset callback for reset controlsChen-Yu Tsai2017-12-291-0/+12
* clk: sunxi-ng: sun6i: Rename HDMI DDC clock to avoid name collisionChen-Yu Tsai2017-12-251-1/+1
* clk: tegra: Fix cclk_lp divisor registerMichał Mirosław2017-12-201-1/+1
* clk: hi6220: mark clock cs_atb_syspll as criticalLeo Yan2017-12-201-1/+1
* clk: imx6: refine hdmi_isfr's parent to make HDMI work on i.MX6 SoCs w/o VPUSébastien Szymanski2017-12-201-1/+1
* clk: mediatek: add the option for determining PLL source clockChen Zhong2017-12-202-1/+5
* clk: uniphier: fix DAPLL2 clock rate of Pro5Masahiro Yamada2017-12-141-1/+1
* clk: qcom: ipq4019: Add all the frequencies for apss cpuAbhishek Sahu2017-11-301-2/+12
* clk: sunxi-ng: fix PLL_CPUX adjusting on A33Icenowy Zheng2017-11-301-0/+10
* clk: sunxi-ng: A31: Fix spdif clock registerMarcus Cooper2017-11-301-2/+2
* clk: ti: dra7-atl-clock: fix child-node lookupsJohan Hovold2017-11-301-2/+1
* clk: mvebu: adjust AP806 CPU clock frequencies to production chipThomas Petazzoni2017-11-151-5/+23
* clk: samsung: exynos5433: Add IDs for PHYCLK_MIPIDPHY0_* clocksMarek Szyprowski2017-11-151-2/+4
* clk: sunxi-ng: Check kzalloc() for errors and cleanup error pathStephen Boyd2017-11-081-0/+15
* clk/axs10x: Clear init field in driver probeJose Abreu2017-10-081-0/+1
* clk: sunxi-ng: fix PLL_CPUX adjusting on H3Ondrej Jirman2017-10-081-0/+10
* clk/samsung: exynos542x: mark some clocks as criticalMarek Szyprowski2017-08-111-7/+7
* clk: scpi: don't add cpufreq device if the scpi dvfs node is disabledSudeep Holla2017-07-051-6/+8
* clk: sunxi-ng: a31: Correct lcd1-ch1 clock register offsetChen-Yu Tsai2017-06-291-1/+1
* clk: rockchip: add "," to mux_pll_src_apll_dpll_gpll_usb480m_p on rk3036Heiko Stuebner2017-05-141-1/+1
* clk: Make x86/ conditional on CONFIG_COMMON_CLKPierre-Louis Bossart2017-05-141-0/+2
* clk: lpc32xx: add a quirk for PWM and MS clock dividersVladimir Zapolskiy2017-04-121-4/+28
* clk: sunxi-ng: mp: Adjust parent rate for pre-dividersChen-Yu Tsai2017-03-301-0/+8
* clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clockChen-Yu Tsai2017-03-301-1/+1
* clk: bcm2835: Fix ->fixed_divider of pllh_auxBoris Brezillon2017-03-221-1/+1
* ARM: 8631/1: clkdev: Detect errors in clk_hw_register_clkdev() for mass regis...Geert Uytterhoeven2017-01-151-0/+8
* clk: renesas: mstp: Support 8-bit registers for r7s72100Chris Brandt2017-01-121-5/+22
* clk: imx31: fix rewritten input argument of mx31_clocks_init()Vladimir Zapolskiy2017-01-121-3/+1
* clk: sunxi-ng: sun8i-h3: Set CLK_SET_RATE_PARENT for audio module clocksChen-Yu Tsai2017-01-121-5/+5
* clk: sunxi-ng: sun8i-a23: Set CLK_SET_RATE_PARENT for audio module clocksChen-Yu Tsai2017-01-121-3/+3
* clk: ti: dra7: fix "failed to lookup clock node gmac_gmii_ref_clk_div" boot m...Grygorii Strashko2017-01-121-1/+0
* clk: clk-wm831x: fix a logic errorPan Bian2017-01-121-1/+1
* clk: qcom: ipq806x: Fix board clk ratesStephen Boyd2017-01-121-2/+2
* clk: renesas: cpg-mssr: Fix inverted debug checkGeert Uytterhoeven2017-01-121-2/+2
* clk: bcm2835: Avoid overwriting the div info when disabling a pll_div clkBoris Brezillon2017-01-091-1/+3
* clk: ti: omap36xx: Work around sprz319 advisory 2.1Richard Watts2017-01-064-11/+104
* Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2016-11-303-3/+3
|\
| * clk: bcm: Fix unmet Kconfig dependencies for CLK_BCM_63XXFlorian Fainelli2016-11-231-1/+1
| * clk: sunxi-ng: enable so-said LDOs for A33 SoC's pll-mipi clockIcenowy Zheng2016-11-231-1/+1
| * clk: sunxi-ng: sun6i-a31: Enable PLL-MIPI LDOs when ungating itChen-Yu Tsai2016-11-211-1/+1
* | Merge tag 'sunxi-clk-fixes-for-4.9' of https://git.kernel.org/pub/scm/linux/k...Stephen Boyd2016-11-162-1/+13
|\ \ | |/
| * clk: sunxi: Fix M factor computation for APB1Stéphan Rafin2016-11-041-1/+1
| * clk: sunxi-ng: sun6i-a31: Force AHB1 clock to use PLL6 as parentChen-Yu Tsai2016-10-191-0/+12
* | clk: efm32gg: Pass correct type to hw provider registrationStephen Boyd2016-11-161-1/+1
* | clk: berlin: Pass correct type to hw provider registrationStephen Boyd2016-11-162-2/+2
* | clk: mmp: pxa910: fix return value check in pxa910_clk_init()Wei Yongjun2016-11-011-2/+2
* | clk: mmp: pxa168: fix return value check in pxa168_clk_init()Wei Yongjun2016-11-011-1/+1
* | clk: mmp: mmp2: fix return value check in mmp2_clk_init()Wei Yongjun2016-11-011-1/+1