summaryrefslogtreecommitdiff
path: root/include/asm-mips/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* [MIPS] Add macros to encode processor revisions.Ralf Baechle2007-07-061-0/+11
* [MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle2006-07-131-1/+1
* [MIPS] Treat R14000 like R10000.Kumba2006-06-011-1/+3
* [MIPS] Fix detection and handling of the 74K processor.Chris Dearman2006-06-011-1/+3
* [MIPS] Fix CPU type bitmasks for MIPS III, IV and V.Maciej W. Rozycki2006-02-141-3/+3
* MIPS: Reorganize ISA constants strictly as bitmasks.Ralf Baechle2006-01-101-7/+10
* MIPS: Introduce machinery for testing for MIPSxxR1/2.Ralf Baechle2006-01-101-1/+3
* MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle2006-01-101-10/+7
* Add support for SB1A CPU.Andrew Isaacson2005-10-291-1/+3
* Cleanup the mess in cpu_cache_init.Ralf Baechle2005-10-291-19/+21
* Move MIPS Technologies processor IDs to where they belong.Maciej W. Rozycki2005-10-291-2/+7
* Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov2005-10-291-1/+3
* Detect the MIPS R2 vectored interrupt, external interrupt controllerRalf Baechle2005-10-291-0/+4
* Detect the 34K.Ralf Baechle2005-10-291-1/+3
* Support the MIPS32 / MIPS64 DSP ASE.Ralf Baechle2005-10-291-0/+2
* Cleanup decoding of MIPSxx config registers.Ralf Baechle2005-10-291-1/+9
* Base Au1200 2.6 support.Pete Popov2005-10-291-1/+2
* Add a few more PrId vendor IDs.Ralf Baechle2005-10-291-6/+11
* Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds2005-04-161-0/+222
View Lorry Controller Status