summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display
Commit message (Expand)AuthorAgeFilesLines
...
* | | | | | | | drm/i915/dp_mst: Clear the ACT sent flag during encoder disabling tooImre Deak2020-06-231-0/+2
* | | | | | | | drm/i915/dp_mst: Clear only the ACT sent flag from DP_TP_STATUSImre Deak2020-06-231-1/+1
* | | | | | | | drm/i915/dp_mst: Move clearing the ACT sent flag closer to its pollingImre Deak2020-06-231-13/+23
* | | | | | | | drm/i915/dp_mst: Disable link training fallback on MST linksImre Deak2020-06-231-7/+20
* | | | | | | | drm/i915/tgl+: Use the correct DP_TP_* register instances in MST encodersImre Deak2020-06-231-5/+10
* | | | | | | | drm/i915/params: switch to device specific parametersJani Nikula2020-06-2213-43/+45
* | | | | | | | drm/i915/display: Fix the encoder type checkVandita Kulkarni2020-06-121-3/+3
* | | | | | | | drm/i915/dp_mst: Fix disabling MST on a portImre Deak2020-06-111-40/+26
* | | | | | | | drm/i915: Fix the i915_dsc_fec_support debugfs file for DP MST connectorsImre Deak2020-06-111-1/+2
* | | | | | | | drm/i915/icl: Disable DIP on MST ports with the transcoder clock still onImre Deak2020-06-112-1/+11
* | | | | | | | drm/i915/tc: fix the reset of ln0Khaled Almahallawy2020-06-101-1/+1
* | | | | | | | drm/i915/rkl: Don't try to read out DSI transcodersAditya Swarup2020-06-091-7/+3
* | | | | | | | drm/i915/rkl: Update TGP's pin mapping when paired with RKLMatt Roper2020-06-091-0/+9
* | | | | | | | drm/i915/rkl: RKL uses ABOX0 for pixel transfersMatt Roper2020-06-091-25/+30
* | | | | | | | Revert "drm/i915: Remove unneeded hack now for CDCLK"Stanislav Lisovskiy2020-06-081-0/+12
* | | | | | | | drm/i915/psr: Program default IO buffer Wake and Fast WakeGwan-gyeong Mun2020-06-071-0/+16
* | | | | | | | drm/i915: Restore DP-E to VBT mapping tableMatt Roper2020-06-061-1/+1
* | | | | | | | drm/i915: Add psr_safest_paramsJosé Roberto de Souza2020-06-041-9/+28
* | | | | | | | drm/i915/rkl: Disable PSR2José Roberto de Souza2020-06-041-0/+15
* | | | | | | | drm/i915/rkl: Setup ports/physMatt Roper2020-06-041-13/+21
* | | | | | | | drm/i915/tgl: Add HBR and HBR2+ voltage swing tableJosé Roberto de Souza2020-06-041-8/+42
* | | | | | | | drm/i915: Fix wrong CDCLK adjustment changesStanislav Lisovskiy2020-06-043-42/+55
* | | | | | | | drm/i915/rkl: Handle comp master/slave relationships for PHYsMatt Roper2020-06-041-2/+23
* | | | | | | | drm/i915/rkl: Add DDC pin mappingMatt Roper2020-06-041-1/+21
* | | | | | | | drm/i915/rkl: provide port/phy mapping for vbtLucas De Marchi2020-06-041-21/+51
* | | | | | | | drm/i915: Replace some hand rolled max()sVille Syrjälä2020-06-031-7/+2
* | | | | | | | drm/i915: Reverse preemph vs. voltage swing preferenceVille Syrjälä2020-06-031-16/+16
* | | | | | | | drm/i915: Add {preemph,voltage}_max() vfuncsVille Syrjälä2020-06-036-69/+49
* | | | | | | | drm/i915: Fix ivb cpu edp vswingVille Syrjälä2020-06-031-12/+1
* | | | | | | | drm/i915: Fix ibx max vswing/preemphVille Syrjälä2020-06-031-2/+2
* | | | | | | | drm/i915: Fix cpt/ppt max pre-emphasisVille Syrjälä2020-06-031-4/+4
* | | | | | | | drm/i915: Identify Cometlake platformChris Wilson2020-06-023-13/+32
* | | | | | | | drm/i915/dsi: Dont forget to clean up the connector on error (v2)Vivek Kasireddy2020-06-021-0/+1
* | | | | | | | drm/i915/tgl: Update TC DP vswing tableJosé Roberto de Souza2020-06-011-3/+3
* | | | | | | | drm/i915: Fix global state use-after-frees with a refcountVille Syrjälä2020-06-012-6/+42
* | | | | | | | drm/i915: Add Plane color encoding support for YCBCR_BT2020Kishore Kadiyala2020-06-012-6/+18
* | | | | | | | drm/i915: Replace I915_MODE_FLAG_INHERITED with a booleanVille Syrjälä2020-05-293-12/+9
* | | | | | | | drm/i915: Stop using mode->private_flagsVille Syrjälä2020-05-296-26/+47
* | | | | | | | drm/i915/display: Only query DP state of a DDI encoderChris Wilson2020-05-261-0/+3
* | | | | | | | drm/i915/display: Fix early deref of 'dsb'Chris Wilson2020-05-261-2/+4
* | | | | | | | drm/i915/dsb: Pre allocate and late cleanup of cmd bufferAnimesh Manna2020-05-236-194/+206
* | | | | | | | drm/i915: Fix includes and local vars orderStanislav Lisovskiy2020-05-224-22/+28
* | | | | | | | drm/i915: Remove unneeded hack now for CDCLKStanislav Lisovskiy2020-05-211-12/+0
* | | | | | | | drm/i915: Adjust CDCLK accordingly to our DBuf bw needsStanislav Lisovskiy2020-05-215-13/+186
* | | | | | | | drm/i915: Introduce for_each_dbuf_slice_in_mask macroStanislav Lisovskiy2020-05-212-0/+8
* | | | | | | | drm/i915: Plane configuration affects CDCLK in Gen11+Stanislav Lisovskiy2020-05-211-1/+1
* | | | | | | | drm/i915: Check plane configuration properlyStanislav Lisovskiy2020-05-211-1/+7
* | | | | | | | drm/i915: Extract cdclk requirements checking to separate functionStanislav Lisovskiy2020-05-211-8/+22
* | | | | | | | drm/i915: Decouple cdclk calculation from modeset checksStanislav Lisovskiy2020-05-211-10/+12
* | | | | | | | drm/i915/rkl: RKL only uses PHY_MISC for PHY's A and BMatt Roper2020-05-201-13/+17
View Lorry Controller Status