summaryrefslogtreecommitdiff
path: root/drivers/irqchip/irq-gic-v3-its.c
Commit message (Expand)AuthorAgeFilesLines
* irqchip/gic-v3-its: Balance initial LPI affinity across CPUsMarc Zyngier2020-05-201-27/+100
* irqchip/gic-v3-its: Track LPI distribution on a per CPU basisMarc Zyngier2020-05-181-3/+46
* irqchip/gic-v4.1: Update effective affinity of virtual SGIsMarc Zyngier2020-04-161-0/+1
* irqchip/gic-v4.1: Add support for VPENDBASER's Dirty+Valid signalingMarc Zyngier2020-04-161-0/+19
* Merge branch 'irq/gic-v4.1' into irq/irqchip-nextMarc Zyngier2020-03-241-22/+400
|\
| * irqchip/gic-v4.1: Eagerly vmap vPEsMarc Zyngier2020-03-241-10/+42
| * irqchip/gic-v4.1: Plumb set_vcpu_affinity SGI callbacksMarc Zyngier2020-03-241-0/+18
| * irqchip/gic-v4.1: Plumb get/set_irqchip_state SGI callbacksMarc Zyngier2020-03-241-0/+77
| * irqchip/gic-v4.1: Plumb mask/unmask SGI callbacksMarc Zyngier2020-03-241-0/+18
| * irqchip/gic-v4.1: Add initial SGI configurationMarc Zyngier2020-03-241-1/+91
| * irqchip/gic-v4.1: Plumb skeletal VSGI irqchipMarc Zyngier2020-03-241-1/+74
| * irqchip/gic-v4.1: Map the ITS SGIR register pageMarc Zyngier2020-03-201-2/+13
| * irqchip/gic-v4.1: Advertise support v4.1 to KVMMarc Zyngier2020-03-201-1/+8
| * irqchip/gic-v4.1: Ensure mutual exclusion betwen invalidations on the same RDMarc Zyngier2020-03-201-0/+6
| * irqchip/gic-v4.1: Wait for completion of redistributor's INVALL operationZenghui Yu2020-03-201-0/+2
| * irqchip/gic-v4.1: Ensure mutual exclusion between vPE affinity change and RD ...Marc Zyngier2020-03-191-8/+48
| * irqchip/gic-v4.1: Skip absent CPUs while iterating over redistributorsMarc Zyngier2020-03-191-0/+4
* | irqchip/gic-v4: Use Inner-Shareable attributes for virtual pending tablesHeyi Guo2020-03-211-1/+1
* | irqchip/gic-v4: Provide irq_retrigger to avoid circular locking dependencyMarc Zyngier2020-03-161-0/+6
* | irqchip/gic-v3-its: Probe ITS page size for all GITS_BASERn registersMarc Zyngier2020-03-161-34/+66
* | irqchip/gic-v3-its: Fix access width for gicr_syncrHeyi Guo2020-03-081-1/+1
|/
* irqchip/gic-v4.1: Avoid 64bit division for the sake of 32bit ARMMarc Zyngier2020-02-091-2/+2
* irqchip/gic-v3-its: Rename VPENDBASER/VPROPBASER accessorsZenghui Yu2020-02-081-14/+14
* irqchip/gic-v3-its: Remove superfluous WARN_ONZenghui Yu2020-02-081-1/+0
* irqchip/gic-v4.1: Drop 'tmp' in inherit_vpe_l1_table_from_rd()Zenghui Yu2020-02-081-3/+1
* irqchip/gic-v4.1: Ensure L2 vPE table is allocated at RD levelZenghui Yu2020-02-081-0/+80
* irqchip/gic-v4.1: Set vpe_l1_base for all redistributorsZenghui Yu2020-02-081-1/+4
* irqchip/gic-v4.1: Fix programming of GICR_VPROPBASER_4_1_SIZEZenghui Yu2020-02-081-1/+1
* irqchip/gic-v3-its: Reference to its_invall_cmd descriptor when building INVALLZenghui Yu2020-02-031-1/+1
* irqchip/gic-v4.1: Allow direct invalidation of VLPIsMarc Zyngier2020-01-221-19/+36
* irqchip/gic-v4.1: Suppress per-VLPI doorbellMarc Zyngier2020-01-221-2/+9
* irqchip/gic-v4.1: Add VPE INVALL callbackMarc Zyngier2020-01-221-0/+14
* irqchip/gic-v4.1: Add VPE eviction callbackMarc Zyngier2020-01-221-11/+42
* irqchip/gic-v4.1: Add VPE residency callbackMarc Zyngier2020-01-221-0/+17
* irqchip/gic-v4.1: Add mask/unmask doorbell callbacksMarc Zyngier2020-01-221-0/+73
* irqchip/gic-v4.1: Plumb skeletal VPE irqchipMarc Zyngier2020-01-221-1/+31
* irqchip/gic-v4.1: Implement the v4.1 flavour of VMOVPMarc Zyngier2020-01-221-7/+33
* irqchip/gic-v4.1: Don't use the VPE proxy if RVPEID is setMarc Zyngier2020-01-221-1/+24
* irqchip/gic-v4.1: Implement the v4.1 flavour of VMAPPMarc Zyngier2020-01-221-5/+55
* irqchip/gic-v4.1: VPE table (aka GICR_VPROPBASER) allocationMarc Zyngier2020-01-221-3/+307
* irqchip/gic-v3: Add GICv4.1 VPEID size discoveryMarc Zyngier2020-01-221-1/+10
* irqchip/gic-v3-its: Fix get_vlpi_map() breakage with doorbellsMarc Zyngier2020-01-221-5/+6
* irqchip/gic-v3-its: Make vlpi_lock a spinlockMarc Zyngier2019-11-101-9/+9
* irqchip/gic-v3-its: Lock VLPI map array before translating itMarc Zyngier2019-11-101-2/+4
* irqchip/gic-v3-its: Synchronise INT/CLEAR commands targetting a VLPI using VSYNCMarc Zyngier2019-11-101-4/+75
* irqchip/gic-v3-its: Synchronise INV command targetting a VLPI using VSYNCMarc Zyngier2019-11-101-1/+35
* irqchip/gic-v3-its: Add its_vlpi_map helpersMarc Zyngier2019-11-101-15/+32
* irqchip/gic-v3-its: Kill its->device_ids and use TYPER copy insteadMarc Zyngier2019-11-101-11/+13
* irqchip/gic-v3-its: Kill its->ite_size and use TYPER copy insteadMarc Zyngier2019-11-101-4/+4
* irqchip/gic-v3-its: Make is_v4 use a TYPER copyMarc Zyngier2019-11-101-12/+14
View Lorry Controller Status