summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorchenglin.bi <chenglin.bi@linaro.org>2023-01-03 18:12:15 +0800
committerTom Stellard <tstellar@redhat.com>2023-01-10 12:59:38 -0800
commit67fd0d2af4bf9e939ebcccb2b66552a31789af94 (patch)
treec5adca42d49ca3a980b34371ede94ad170bed395
parent74d3ba1af5c09b85331c90105c461484762ee3e4 (diff)
downloadllvm-67fd0d2af4bf9e939ebcccb2b66552a31789af94.tar.gz
[TypePromotion] Add truncate in ConvertTruncs when the original truncate type is not extend type
If the src type is not extend type, after convert the truncate to and we need to truncate the and also to make sure the all user is legal. The old fix D137613 doesn't work when the truncate convert to and have the other users. So this time I try to add the truncate after and to avoid all these potential issues. Fix: #59554 Reviewed By: samparker Differential Revision: https://reviews.llvm.org/D140869 (cherry picked from commit a0b470c9848c638e86f97eca53063642e07cea67)
-rw-r--r--llvm/lib/CodeGen/TypePromotion.cpp8
-rw-r--r--llvm/test/Transforms/TypePromotion/AArch64/pr58843.ll20
-rw-r--r--llvm/test/Transforms/TypePromotion/AArch64/trunc-zext-chain.ll36
3 files changed, 38 insertions, 26 deletions
diff --git a/llvm/lib/CodeGen/TypePromotion.cpp b/llvm/lib/CodeGen/TypePromotion.cpp
index a63118067139..36e3c1245f1c 100644
--- a/llvm/lib/CodeGen/TypePromotion.cpp
+++ b/llvm/lib/CodeGen/TypePromotion.cpp
@@ -570,7 +570,6 @@ void IRPromoter::Cleanup() {
LLVM_DEBUG(dbgs() << "IR Promotion: Cleanup..\n");
// Some zexts will now have become redundant, along with their trunc
// operands, so remove them.
- // Some zexts need to be replaced with truncate if src bitwidth is larger.
for (auto *V : Visited) {
if (!isa<ZExtInst>(V))
continue;
@@ -585,11 +584,6 @@ void IRPromoter::Cleanup() {
<< "\n");
ReplaceAllUsersOfWith(ZExt, Src);
continue;
- } else if (ZExt->getSrcTy()->getScalarSizeInBits() > PromotedWidth) {
- IRBuilder<> Builder{ZExt};
- Value *Trunc = Builder.CreateTrunc(Src, ZExt->getDestTy());
- ReplaceAllUsersOfWith(ZExt, Trunc);
- continue;
}
// We've inserted a trunc for a zext sink, but we already know that the
@@ -626,6 +620,8 @@ void IRPromoter::ConvertTruncs() {
ConstantInt *Mask =
ConstantInt::get(SrcTy, APInt::getMaxValue(NumBits).getZExtValue());
Value *Masked = Builder.CreateAnd(Trunc->getOperand(0), Mask);
+ if (SrcTy != ExtTy)
+ Masked = Builder.CreateTrunc(Masked, ExtTy);
if (auto *I = dyn_cast<Instruction>(Masked))
NewInsts.insert(I);
diff --git a/llvm/test/Transforms/TypePromotion/AArch64/pr58843.ll b/llvm/test/Transforms/TypePromotion/AArch64/pr58843.ll
deleted file mode 100644
index 983a32029c65..000000000000
--- a/llvm/test/Transforms/TypePromotion/AArch64/pr58843.ll
+++ /dev/null
@@ -1,20 +0,0 @@
-; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
-; RUN: opt -mtriple=aarch64 -type-promotion -verify -S %s -o - | FileCheck %s
-target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
-
-; Check the case don't crash due to zext source type bitwidth
-; larger than dest type bitwidth.
-define i1 @test(i8 %arg) {
-; CHECK-LABEL: @test(
-; CHECK-NEXT: [[EXT1:%.*]] = zext i8 [[ARG:%.*]] to i64
-; CHECK-NEXT: [[TMP1:%.*]] = and i64 [[EXT1]], 7
-; CHECK-NEXT: [[TMP2:%.*]] = trunc i64 [[TMP1]] to i32
-; CHECK-NEXT: [[CMP:%.*]] = icmp ne i32 [[TMP2]], 0
-; CHECK-NEXT: ret i1 [[CMP]]
-;
- %ext1 = zext i8 %arg to i64
- %trunc = trunc i64 %ext1 to i3
- %ext2 = zext i3 %trunc to i8
- %cmp = icmp ne i8 %ext2, 0
- ret i1 %cmp
-}
diff --git a/llvm/test/Transforms/TypePromotion/AArch64/trunc-zext-chain.ll b/llvm/test/Transforms/TypePromotion/AArch64/trunc-zext-chain.ll
index 0a846ba115ec..bcf8dfdd7cb0 100644
--- a/llvm/test/Transforms/TypePromotion/AArch64/trunc-zext-chain.ll
+++ b/llvm/test/Transforms/TypePromotion/AArch64/trunc-zext-chain.ll
@@ -177,3 +177,39 @@ latch: ; preds = %bb14, %bb9
exit:
ret i64 %var30
}
+
+; Check the case don't crash due to zext source type bitwidth
+; larger than dest type bitwidth.
+define i1 @pr58843(i8 %arg) {
+; CHECK-LABEL: @pr58843(
+; CHECK-NEXT: [[EXT1:%.*]] = zext i8 [[ARG:%.*]] to i64
+; CHECK-NEXT: [[TMP1:%.*]] = and i64 [[EXT1]], 7
+; CHECK-NEXT: [[TMP2:%.*]] = trunc i64 [[TMP1]] to i32
+; CHECK-NEXT: [[CMP:%.*]] = icmp ne i32 [[TMP2]], 0
+; CHECK-NEXT: ret i1 [[CMP]]
+;
+ %ext1 = zext i8 %arg to i64
+ %trunc = trunc i64 %ext1 to i3
+ %ext2 = zext i3 %trunc to i8
+ %cmp = icmp ne i8 %ext2, 0
+ ret i1 %cmp
+}
+
+; Check the case don't crash due to xor two op have different
+; types
+define i1 @pr59554(i8 %arg) {
+; CHECK-LABEL: @pr59554(
+; CHECK-NEXT: [[ARG_EXT:%.*]] = zext i8 [[ARG:%.*]] to i64
+; CHECK-NEXT: [[TMP1:%.*]] = and i64 [[ARG_EXT]], 7
+; CHECK-NEXT: [[TMP2:%.*]] = trunc i64 [[TMP1]] to i32
+; CHECK-NEXT: [[SWITCH_TABLEIDX:%.*]] = xor i32 [[TMP2]], 1
+; CHECK-NEXT: [[SWITCH_LOBIT:%.*]] = icmp ne i32 [[TMP2]], 0
+; CHECK-NEXT: ret i1 [[SWITCH_LOBIT]]
+;
+ %arg.ext = zext i8 %arg to i64
+ %trunc = trunc i64 %arg.ext to i3
+ %switch.tableidx = xor i3 %trunc, 1
+ %switch.maskindex = zext i3 %trunc to i8
+ %switch.lobit = icmp ne i8 %switch.maskindex, 0
+ ret i1 %switch.lobit
+}