summaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/AArch64/addsub-24bit-imm.mir
blob: b114e617cbd8713f8ebadc9c5ee4ded5e6643a70 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -run-pass=aarch64-mi-peephole-opt -o - -mtriple=aarch64-unknown-linux -verify-machineinstrs %s | FileCheck %s

# Main intention is to verify machine instructions have valid register classes.
# Use of UBFM[W|X]ri is used as an arbitrary instruction that requires GPR[32|64]RegClass.
# If the ADD/SUB optimization generates invalid register classes, this test will fail.
---
name: addi
body: |
  bb.0.entry:
    liveins: $w0
    ; CHECK-LABEL: name: addi
    ; CHECK: [[COPY:%[0-9]+]]:gpr32common = COPY $w0
    ; CHECK-NEXT: [[ADDWri:%[0-9]+]]:gpr32sp = ADDWri [[COPY]], 273, 12
    ; CHECK-NEXT: [[ADDWri1:%[0-9]+]]:gpr32common = ADDWri [[ADDWri]], 3549, 0
    ; CHECK-NEXT: [[UBFMWri:%[0-9]+]]:gpr32 = UBFMWri [[ADDWri1]], 28, 31
    ; CHECK-NEXT: $w0 = COPY [[UBFMWri]]
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %0:gpr32 = COPY $w0
    %1:gpr32 = MOVi32imm 1121757
    %2:gpr32 = ADDWrr %0, %1
    %3:gpr32 = UBFMWri %2, 28, 31
    $w0 = COPY %3
    RET_ReallyLR implicit $w0
...
---
name: addl
body: |
  bb.0.entry:
    liveins: $x0
    ; CHECK-LABEL: name: addl
    ; CHECK: [[COPY:%[0-9]+]]:gpr64common = COPY $x0
    ; CHECK-NEXT: [[ADDXri:%[0-9]+]]:gpr64sp = ADDXri [[COPY]], 273, 12
    ; CHECK-NEXT: [[ADDXri1:%[0-9]+]]:gpr64common = ADDXri [[ADDXri]], 3549, 0
    ; CHECK-NEXT: [[UBFMXri:%[0-9]+]]:gpr64 = UBFMXri [[ADDXri1]], 28, 31
    ; CHECK-NEXT: $x0 = COPY [[UBFMXri]]
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %0:gpr64 = COPY $x0
    %1:gpr32 = MOVi32imm 1121757
    %2:gpr64 = SUBREG_TO_REG 0, %1, %subreg.sub_32
    %3:gpr64 = ADDXrr %0, killed %2
    %4:gpr64 = UBFMXri %3, 28, 31
    $x0 = COPY %4
    RET_ReallyLR implicit $x0
...
---
name: addl_negate
body: |
  bb.0.entry:
    liveins: $x0
    ; CHECK-LABEL: name: addl_negate
    ; CHECK: [[COPY:%[0-9]+]]:gpr64common = COPY $x0
    ; CHECK-NEXT: [[SUBXri:%[0-9]+]]:gpr64sp = SUBXri [[COPY]], 273, 12
    ; CHECK-NEXT: [[SUBXri1:%[0-9]+]]:gpr64common = SUBXri [[SUBXri]], 3549, 0
    ; CHECK-NEXT: [[UBFMXri:%[0-9]+]]:gpr64 = UBFMXri [[SUBXri1]], 28, 31
    ; CHECK-NEXT: $x0 = COPY [[UBFMXri]]
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %0:gpr64 = COPY $x0
    %1:gpr64 = MOVi64imm -1121757
    %2:gpr64 = ADDXrr %0, killed %1
    %3:gpr64 = UBFMXri %2, 28, 31
    $x0 = COPY %3
    RET_ReallyLR implicit $x0