summaryrefslogtreecommitdiff
path: root/drm/nouveau/nvkm
Commit message (Expand)AuthorAgeFilesLines
* gr/gm20b: don't bypass MMU security checkoldstagingbaserock/gk20aVince Hsu2015-08-061-5/+0
* gr/gm20b: add MaxwellDmaCopyA classMark Zhang2015-08-061-0/+1
* mmu: fix sgt mappings that span multiple pde'sLauri Peltonen2015-08-061-0/+2
* HACK fix gk20aAlexandre Courbot2015-08-061-1/+1
* drm/nouveau/clk: add clocking driver for GM20BVince Hsu2015-08-063-0/+1396
* drm/nouveau/volt: add volt support for GM20BVince Hsu2015-08-063-0/+134
* drm/nouveau/volt: gk20a: make some reusable functions non-staticVince Hsu2015-08-062-18/+51
* drm/nouveau/volt: add function get_voltage_by_id()Vince Hsu2015-08-061-0/+10
* drm/nouveau/platform: add gpu_speedo_id informationVince Hsu2015-08-061-1/+1
* Some comments for GK20AAlexandre Courbot2015-08-063-0/+25
* bios: add opcodes 0x73 and 0x77Ilia Mirkin2015-07-281-0/+37
* device: recognize GM20BAlexandre Courbot2015-07-281-0/+20
* gr: add GM20B supportAlexandre Courbot2015-07-289-6/+216
* fifo: add GM20B fifoAlexandre Courbot2015-07-284-1/+40
* gr/gk20a: use same initialization sequence as nvgpuAlexandre Courbot2015-07-285-30/+421
* gr: use NVIDIA-provided external firmwaresAlexandre Courbot2015-07-281-12/+19
* pm/gk104: add compute signals/sourcesSamuel Pitoiset2015-07-283-1/+93
* pm/gk104: re-use gf100_pm_ctor()Samuel Pitoiset2015-07-282-55/+13
* pm/nv40: rename pcounter domains to 'pc' instead of 'pm'Samuel Pitoiset2015-07-281-1/+1
* pm: expose name of domainsSamuel Pitoiset2015-07-281-0/+1
* drm/nouveau/clk: fix tstate to pstate calculationWei Ni2015-07-281-1/+1
* pm: some fixes related to sourcesSamuel Pitoiset2015-07-281-5/+16
* pm: fix signals/sources for GT200+Samuel Pitoiset2015-07-282-6/+5
* pm/gf100: add compute signals/sourcesSamuel Pitoiset2015-07-286-5/+280
* pm/gf100: allow to share GPC, HUB and PART domainsSamuel Pitoiset2015-07-283-18/+33
* pm: stack perfdom class under perfmonBen Skeggs2015-07-281-7/+31
* pm: swap perfmon/perfdom code to avoid forward decl in next commitBen Skeggs2015-07-281-175/+175
* pm/nv50: add compute and graphics signals/sourcesSamuel Pitoiset2015-07-287-11/+484
* pm: allow the userspace to configure sourcesSamuel Pitoiset2015-07-282-10/+94
* pm: allow to configure domains instead of simple countersSamuel Pitoiset2015-07-284-109/+129
* pm: allow the userspace to schedule hardware countersSamuel Pitoiset2015-07-282-23/+42
* pm: implement NVIF_PERFMON_V0_QUERY_SOURCE methodSamuel Pitoiset2015-07-281-0/+77
* pm: allow to query the number of sources for a signalSamuel Pitoiset2015-07-281-3/+19
* pm: add concept of sourcesSamuel Pitoiset2015-07-282-4/+102
* pm: allow to monitor hardware signal index 0x00Samuel Pitoiset2015-07-283-6/+10
* pm: use hardware signals indexes instead of user-readable namesSamuel Pitoiset2015-07-281-40/+12
* pm: change signal iter to u16Samuel Pitoiset2015-07-282-6/+6
* pm: allow to query signals by domainSamuel Pitoiset2015-07-281-24/+12
* pm: implement NVIF_PERFMON_V0_QUERY_DOMAIN methodSamuel Pitoiset2015-07-281-0/+86
* pm: prevent creating a perfctr object when signals are not foundSamuel Pitoiset2015-07-281-2/+4
* pm: reorganize the nvif interfaceSamuel Pitoiset2015-07-281-6/+32
* pm: remove unused nvkm_perfsig_wrap() functionSamuel Pitoiset2015-07-282-24/+0
* pm: remove pmu signalsSamuel Pitoiset2015-07-287-147/+1
* clk/nv50: Enable user reclocking for NVA0Roy Spliet2015-07-281-1/+2
* fb/gddr3: Add a few CL and WR entries observed on GTX260Roy Spliet2015-07-281-4/+4
* fb/ramnv50: GDDR3 script for NVA0Roy Spliet2015-07-281-25/+104
* bios/ramcfg: Separate out RON pull valueRoy Spliet2015-07-283-3/+8
* bios/rammap: Parse perf mode as if it's a rammap entryRoy Spliet2015-07-282-0/+17
* fb/ramnv50: Ressurect timing code, use proper timing/rammap handlersRoy Spliet2015-07-282-33/+164
* fb/ramgt215: No need to cuss like thatRoy Spliet2015-07-281-1/+1
View Lorry Controller Status