1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
/*
* Copyright (c) 2015, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#ifndef __nv_gm108_ltc_hwref_h__
#define __nv_gm108_ltc_hwref_h__
#define NV_PLTCG_LTC0_LTS0_INTR 0x14040c
#define NV_PLTCG_LTC0_LTS0_CBC_CTRL_1 0x14046c
#define NV_PLTCG_LTC0_LTS0_TSTG_CFG_1 0x140494
#define NV_PLTCG_LTC0_LTS0_TSTG_CFG_1_ACTIVE_WAYS 15:0
#define NV_PLTCG_LTC0_LTS0_TSTG_CFG_1_ACTIVE_SETS 17:16
#define NV_PLTCG_LTC0_LTS0_TSTG_CFG_1_ACTIVE_SETS_ALL 0
#define NV_PLTCG_LTC0_LTS0_TSTG_CFG_1_ACTIVE_SETS_HALF 1
#define NV_PLTCG_LTC0_LTS0_TSTG_CFG_1_ACTIVE_SETS_QUARTER 2
#define NV_PLTCG_LTC0_LTS0_DSTG_CFG0 0x140518
#define NV_PLTCG_LTC0_LTSS_INTR 0x14020c
#define NV_PLTCG_LTC0_LTSS_G_ELPG 0x140214
#define NV_PLTCG_LTC0_LTSS_G_ELPG_FLUSH 0:0
#define NV_PLTCG_LTC0_LTSS_TSTG_CMGMT_0 0x1402a0
#define NV_PLTCG_LTC0_LTSS_TSTG_CMGMT_0_INVALIDATE 0:0
#define NV_PLTCG_LTC0_LTSS_TSTG_CMGMT_1 0x1402a4
#define NV_PLTCG_LTC0_LTSS_TSTG_CMGMT_1_CLEAN 0:0
#define NV_PLTCG_LTC1_LTSS_G_ELPG 0x142214
#define NV_PLTCG_LTC1_LTSS_G_ELPG_FLUSH 0:0
#define NV_PLTCG_LTC1_LTSS_TSTG_CMGMT_0 0x1422a0
#define NV_PLTCG_LTC1_LTSS_TSTG_CMGMT_0_INVALIDATE 0:0
#define NV_PLTCG_LTC1_LTSS_TSTG_CMGMT_1 0x1422a4
#define NV_PLTCG_LTC1_LTSS_TSTG_CMGMT_1_CLEAN 0:0
#define NV_PLTCG_LTCS_LTSS_INTR 0x17e20c
#define NV_PLTCG_LTCS_LTSS_INTR_EN_EVICTED_CB 20:20
#define NV_PLTCG_LTCS_LTSS_G_ELPG 0x17e214
#define NV_PLTCG_LTCS_LTSS_G_ELPG_FLUSH 0:0
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_1 0x17e26c
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_1_CLEAN 0:0
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_1_CLEAN_ACTIVE 1
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_1_INVALIDATE 1:1
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_1_INVALIDATE_ACTIVE 1
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_1_CLEAR 2:2
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_1_CLEAR_ACTIVE 1
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_2 0x17e270
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_2_CLEAR_LOWER_BOUND 16:0
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_3 0x17e274
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_3_CLEAR_UPPER_BOUND 16:0
#define NV_PLTCG_LTCS_LTSS_CBC_CTRL_3_CLEAR_UPPER_BOUND_INIT 0x1ffff
#define NV_PLTCG_LTCS_LTSS_CBC_BASE 0x17e278
#define NV_PLTCG_LTCS_LTSS_CBC_BASE_ADDRESS 25:0
#define NV_PLTCG_LTCS_LTSS_CBC_PARAM 0x17e280
#define NV_PLTCG_LTCS_LTSS_CBC_PARAM_COMPTAGS_PER_CACHE_LINE 15:0
#define NV_PLTCG_LTCS_LTSS_CBC_PARAM_CACHE_LINE_SIZE 27:24
#define NV_PLTCG_LTCS_LTSS_CBC_PARAM_SLICES_PER_FBP 31:28
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_0 0x17e2a0
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_0_INVALIDATE 0:0
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_0_MAX_CYCLES_BETWEEN_INVALIDATES 11:8
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_0_MAX_CYCLES_BETWEEN_INVALIDATES_3 3
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_0_INVALIDATE_EVICT_LAST_CLASS 28:28
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_0_INVALIDATE_EVICT_NORMAL_CLASS 29:29
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_0_INVALIDATE_EVICT_FIRST_CLASS 30:30
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1 0x17e2a4
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1_CLEAN 0:0
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1_MAX_CYCLES_BETWEEN_CLEANS 11:8
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1_MAX_CYCLES_BETWEEN_CLEANS_3 3
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1_CLEAN_WAIT_FOR_FB_TO_PULL 16:16
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1_CLEAN_EVICT_LAST_CLASS 28:28
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1_CLEAN_EVICT_NORMAL_CLASS 29:29
#define NV_PLTCG_LTCS_LTSS_TSTG_CMGMT_1_CLEAN_EVICT_FIRST_CLASS 30:30
#define NV_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_0 0x17e2ac
#define NV_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_0_MAX_WAYS_EVICT_LAST 20:16
#define NV_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_2 0x17e2b0
#define NV_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_2_L2_BYPASS_MODE 28:28
#define NV_PLTCG_LTCS_LTSS_DSTG_CFG0 0x17e318
#define NV_PLTCG_LTCS_LTSS_DSTG_CFG0_VDC_4TO2_DISABLE 15:15
#define NV_PLTCG_LTCS_LTSS_DSTG_ZBC_INDEX 0x17e338
#define NV_PLTCG_LTCS_LTSS_DSTG_ZBC_INDEX_ADDRESS 3:0
#define NV_PLTCG_LTCS_LTSS_DSTG_ZBC_COLOR_CLEAR_VALUE(i) (0x17e33c+((i)*4))
#define NV_PLTCG_LTCS_LTSS_DSTG_ZBC_COLOR_CLEAR_VALUE__SIZE_1 4
#define NV_PLTCG_LTCS_LTSS_DSTG_ZBC_DEPTH_CLEAR_VALUE 0x17e34c
#define NV_PLTCG_LTCS_LTSS_DSTG_ZBC_DEPTH_CLEAR_VALUE_FIELD 31:0
#define NV_PLTCG_LTC0_LTS0_CBC_BASE_ALIGNMENT_SHIFT 11
#endif /* __nv_gm108_ltc_hwref_h__ */
|
