1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
/*
* Copyright (c) 2015, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#ifndef __nv_gm20b_trim_hwref_h__
#define __nv_gm20b_trim_hwref_h__
#define NV_PTRIM_SYS_GPCPLL_CFG 0x137000
#define NV_PTRIM_SYS_GPCPLL_CFG_ENABLE 0:0
#define NV_PTRIM_SYS_GPCPLL_CFG_IDDQ 1:1
#define NV_PTRIM_SYS_GPCPLL_CFG_IDDQ_POWER_ON 0
#define NV_PTRIM_SYS_GPCPLL_CFG_SYNC_MODE 2:2
#define NV_PTRIM_SYS_GPCPLL_CFG_SYNC_MODE_DISABLE 0
#define NV_PTRIM_SYS_GPCPLL_CFG_SYNC_MODE_ENABLE 1
#define NV_PTRIM_SYS_GPCPLL_CFG_ENB_LCKDET 4:4
#define NV_PTRIM_SYS_GPCPLL_CFG_ENB_LCKDET_POWER_ON 0
#define NV_PTRIM_SYS_GPCPLL_CFG_ENB_LCKDET_POWER_OFF 1
#define NV_PTRIM_SYS_GPCPLL_CFG_PLL_LOCK 17:17
#define NV_PTRIM_SYS_GPCPLL_COEFF 0x137004
#define NV_PTRIM_SYS_GPCPLL_COEFF_MDIV 7:0
#define NV_PTRIM_SYS_GPCPLL_COEFF_NDIV 15:8
#define NV_PTRIM_SYS_GPCPLL_COEFF_PLDIV 21:16
#define NV_PTRIM_SYS_GPCPLL_CFG2 0x13700c
#define NV_PTRIM_SYS_GPCPLL_CFG2_SDM_DIN 7:0
#define NV_PTRIM_SYS_GPCPLL_CFG2_SDM_DIN_NEW 15:8
#define NV_PTRIM_SYS_GPCPLL_CFG2_PLL_STEPA 31:24
#define NV_PTRIM_SYS_GPCPLL_DVFS0 0x137010
#define NV_PTRIM_SYS_GPCPLL_DVFS0_DFS_COEFF 6:0
#define NV_PTRIM_SYS_GPCPLL_DVFS0_DFS_DET_MAX 14:8
#define NV_PTRIM_SYS_GPCPLL_DVFS0_DFS_DC_OFFSET 21:16
#define NV_PTRIM_SYS_GPCPLL_DVFS0_MODE 28:28
#define NV_PTRIM_SYS_GPCPLL_DVFS1 0x137014
#define NV_PTRIM_SYS_GPCPLL_CFG3 0x137018
#define NV_PTRIM_SYS_GPCPLL_CFG3_VCO_CTRL 8:0
#define NV_PTRIM_SYS_GPCPLL_CFG3_PLL_STEPB 23:16
#define NV_PTRIM_SYS_GPCPLL_CFG3_DFS_TESTOUT 30:24
#define NV_PTRIM_SYS_GPCPLL_NDIV_SLOWDOWN 0x13701c
#define NV_PTRIM_SYS_GPCPLL_NDIV_SLOWDOWN_SLOWDOWN_USING_PLL 22:22
#define NV_PTRIM_SYS_GPCPLL_DVFS2 0x137020
#define NV_PTRIM_SYS_SEL_VCO 0x137100
#define NV_PTRIM_SYS_SEL_VCO_GPC2CLK_OUT 0:0
#define NV_PTRIM_SYS_SEL_VCO_GPC2CLK_OUT_INIT 0
#define NV_PTRIM_SYS_SEL_VCO_GPC2CLK_OUT_BYPASS 0
#define NV_PTRIM_SYS_SEL_VCO_GPC2CLK_OUT_VCO 1
#define NV_PTRIM_SYS_GPC2CLK_OUT 0x137250
#define NV_PTRIM_SYS_GPC2CLK_OUT_BYPDIV 5:0
#define NV_PTRIM_SYS_GPC2CLK_OUT_BYPDIV_BY31 0x3c
#define NV_PTRIM_SYS_GPC2CLK_OUT_VCODIV 13:8
#define NV_PTRIM_SYS_GPC2CLK_OUT_VCODIV_BY1 0
#define NV_PTRIM_SYS_GPC2CLK_OUT_SDIV14 31:31
#define NV_PTRIM_SYS_GPC2CLK_OUT_SDIV14_INDIV4_MODE 1
#define NV_PTRIM_SYS_BYPASSCTRL_SYS 0x137340
#define NV_PTRIM_SYS_BYPASSCTRL_SYS_GPCPLL 0:0
#define NV_PTRIM_SYS_BYPASSCTRL_SYS_GPCPLL_BYPASSCLK 1
#define NV_PTRIM_SYS_BYPASSCTRL_SYS_GPCPLL_VCO 0
#define NV_PTRIM_GPC_GPCPLL_DVFS0_MODE_DVFSPLL 0
#define NV_PTRIM_GPC_GPCPLL_DVFS1_DFS_EXT_DET 6:0
#define NV_PTRIM_GPC_GPCPLL_DVFS1_DFS_EXT_STRB 7:7
#define NV_PTRIM_GPC_GPCPLL_DVFS1_DFS_EXT_CAL 14:8
#define NV_PTRIM_GPC_GPCPLL_DVFS1_DFS_EXT_SEL 15:15
#define NV_PTRIM_GPC_GPCPLL_DVFS1_DFS_CTRL 27:16
#define NV_PTRIM_GPC_GPCPLL_DVFS1_EN_SDM 28:28
#define NV_PTRIM_GPC_GPCPLL_DVFS1_EN_DFS 29:29
#define NV_PTRIM_GPC_GPCPLL_DVFS1_EN_DFS_CAL 30:30
#define NV_PTRIM_GPC_GPCPLL_DVFS1_DFS_CAL_DONE 31:31
#define NV_PTRIM_GPC_GPCPLL_NDIV_SLOWDOWN_EN_DYNRAMP 31:31
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG(i) (0x134124+(i)*0x200)
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG_NOOFIPCLKS 13:0
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG_WRITE_EN 16:16
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG_WRITE_EN_ASSERTED 1
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG_ENABLE 20:20
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG_ENABLE_ASSERTED 1
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG_RESET 24:24
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CFG_RESET_ASSERTED 1
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CNT(i) (0x134128+(i)*0x200)
#define NV_PTRIM_GPC_CLK_CNTR_NCGPCCLK_CNT_VALUE 19:0
#define NV_PTRIM_GPC_BCAST_GPCPLL_DVFS2 0x132820
#define NV_PTRIM_GPC_BCAST_GPCPLL_NDIV_SLOWDOWN_DEBUG 0x1328a0
#define NV_PTRIM_GPC_BCAST_GPCPLL_NDIV_SLOWDOWN_DEBUG_GPCPLL_PLL_DYNRAMP_DONE_SYNCED 24:24
#endif /* __nv_gm20b_trim_hwref_h__ */
|
