From 17669bfb6e00607afb3602bc50800038292445eb Mon Sep 17 00:00:00 2001
From: cliechti <cliechti@f19166aa-fa4f-0410-85c2-fa1106f25c8a>
Date: Mon, 3 Aug 2009 23:49:02 +0000
Subject: leading zeros

git-svn-id: http://svn.code.sf.net/p/pyserial/code/trunk/pyserial@287 f19166aa-fa4f-0410-85c2-fa1106f25c8a
---
 examples/test.py | 9 +++++----
 1 file changed, 5 insertions(+), 4 deletions(-)

(limited to 'examples')

diff --git a/examples/test.py b/examples/test.py
index 0c71fd0..9b49df1 100644
--- a/examples/test.py
+++ b/examples/test.py
@@ -103,6 +103,7 @@ class SendEvent(threading.Thread):
         time.sleep(self.delay)
         if not self.stopped:
             self.serial.write(data("E"))
+            self.serial.flush()
         self.x.set()
 
     def isSet(self):
@@ -167,19 +168,19 @@ class Test0_DataWires(unittest.TestCase):
     def test1_RTS(self):
         """Test RTS/CTS"""
         self.s.setRTS(0)
-        time.sleep(01.1)
+        time.sleep(1.1)
         self.failUnless(not self.s.getCTS(), "CTS -> 0")
         self.s.setRTS(1)
-        time.sleep(01.1)
+        time.sleep(1.1)
         self.failUnless(self.s.getCTS(), "CTS -> 1")
 
     def test2_DTR(self):
         """Test DTR/DSR"""
         self.s.setDTR(0)
-        time.sleep(01.1)
+        time.sleep(1.1)
         self.failUnless(not self.s.getDSR(), "DSR -> 0")
         self.s.setDTR(1)
-        time.sleep(01.1)
+        time.sleep(1.1)
         self.failUnless(self.s.getDSR(), "DSR -> 1")
 
     def test3_RI(self):
-- 
cgit v1.2.1