diff options
author | Tien Fong Chee <tien.fong.chee@intel.com> | 2018-10-22 15:48:52 +0800 |
---|---|---|
committer | Tien Fong Chee <tien.fong.chee@intel.com> | 2018-10-23 13:50:15 +0800 |
commit | af568f382ed07a42b1d8937a2e039d8845d4fa94 (patch) | |
tree | 3ab7096cc168f18cbcb1c96b496cbca52d01dac8 | |
parent | d902069ce831d74d8db57720dd75449e32310322 (diff) | |
download | u-boot-socfpga-af568f382ed07a42b1d8937a2e039d8845d4fa94.tar.gz |
FogBugz #604090-2: Enable FPGA manager HPS JTAG driver implementationrel_socfpga_v2014.10_arria10_bringup_19.07.01_prrel_socfpga_v2014.10_arria10_bringup_19.06.02_prrel_socfpga_v2014.10_arria10_bringup_19.06.01_prrel_socfpga_v2014.10_arria10_bringup_19.05.03_prrel_socfpga_v2014.10_arria10_bringup_19.05.02_prrel_socfpga_v2014.10_arria10_bringup_19.05.01_prrel_socfpga_v2014.10_arria10_bringup_19.04.02_prrel_socfpga_v2014.10_arria10_bringup_19.04.01_prrel_socfpga_v2014.10_arria10_bringup_19.03.02_prrel_socfpga_v2014.10_arria10_bringup_19.03.01_prrel_socfpga_v2014.10_arria10_bringup_19.02.02_prrel_socfpga_v2014.10_arria10_bringup_19.02.01_prrel_socfpga_v2014.10_arria10_bringup_19.01.02_prrel_socfpga_v2014.10_arria10_bringup_19.01.01_prrel_socfpga_v2014.10_arria10_bringup_18.12.01_prrel_socfpga_v2014.10_arria10_bringup_18.11.03_prrel_socfpga_v2014.10_arria10_bringup_18.11.02_prrel_socfpga_v2014.10_arria10_bringup_18.11.01_pr
This patch would enable HPS JTAG driver to read FPGA JTAG ID for Arria 10
U-boot.
Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
-rwxr-xr-x | board/altera/socfpga_arria10/socfpga_common.c | 18 |
1 files changed, 17 insertions, 1 deletions
diff --git a/board/altera/socfpga_arria10/socfpga_common.c b/board/altera/socfpga_arria10/socfpga_common.c index fe3d7bd76a..144ce42488 100755 --- a/board/altera/socfpga_arria10/socfpga_common.c +++ b/board/altera/socfpga_arria10/socfpga_common.c @@ -1,5 +1,5 @@ /* - * Copyright (C) 2014 Altera Corporation <www.altera.com> + * Copyright (C) 2014-2018 Altera Corporation <www.altera.com> * * SPDX-License-Identifier: GPL-2.0+ */ @@ -7,6 +7,7 @@ #include <common.h> #include <asm/io.h> #include <watchdog.h> +#include <asm/arch/fpga_manager.h> #include <asm/arch/system_manager.h> #include <asm/arch/reset_manager.h> #include <asm/arch/misc.h> @@ -38,6 +39,21 @@ int board_init(void) { /* adress of boot parameters for ATAG (if ATAG is used) */ gd->bd->bi_boot_params = 0x00000100; + +#ifdef CONFIG_FPGAMGR_HPS_JTAG + /* Enable HPS JTAG master host and port */ + fpgamgr_jtag_enable(); + + /* Initializing HPS JTAG */ + fpgamgr_jtag_init(); + + /* Print JTAG ID Code */ + printf("JTAG ID code = 0x%x\n", fpgamgr_jtag_get_idcode()); + + /* Disable HPS JTAG master host and port */ + fpgamgr_jtag_disable(); +#endif + return 0; } |