diff options
author | Radu Bacrau <radu.bacrau@intel.com> | 2020-12-15 11:06:58 -0600 |
---|---|---|
committer | Radu Bacrau <radu.bacrau@intel.com> | 2020-12-15 11:06:58 -0600 |
commit | f8fa401f6a29d7ee7344cd2d1dbc98e5c6ca86d4 (patch) | |
tree | 4c5df9df040def01eeb3c2a148267a5e1a7f6b47 /tools/prelink-riscv.c | |
parent | 8668e7a2ebf9ae763b633ce75a87bd0e6b09a606 (diff) | |
download | u-boot-socfpga-f8fa401f6a29d7ee7344cd2d1dbc98e5c6ca86d4.tar.gz |
HSD #14013140082: rsu: reload cpb after restoring sptrel_socfpga_v2020.10_RC_20.12.03_prrel_socfpga_v2020.10_RC_20.12.02_pr
Whenever SPT is corrupted, CPB is also automatically considered corrupted.
Added code to try reloading CPB after restoring SPT. Reloading the CPB
includes validation of data, and recovery of a corrupted CPB in case one
copy is corrupted and one is valid.
RSU = Remote System Update
CPB = Configuration Pointer Block
SPT = Sub Partition Table
Signed-off-by: Radu Bacrau <radu.bacrau@intel.com>
Diffstat (limited to 'tools/prelink-riscv.c')
0 files changed, 0 insertions, 0 deletions