diff options
| author | Alex Porosanu <alexandru.porosanu@freescale.com> | 2016-04-29 15:17:58 +0300 |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2016-05-18 08:51:46 -0700 |
| commit | e99d7193593cf6331ea04cd394a9a4cf18886ef0 (patch) | |
| tree | a187ad9403f8e304c9dd954aec3a8aad51557e08 /arch/arm/include/asm/arch-mx7/imx-regs.h | |
| parent | 56747bfdbd6f2c5bc391d0c9d5eb20a6a2d50505 (diff) | |
| download | u-boot-e99d7193593cf6331ea04cd394a9a4cf18886ef0.tar.gz | |
arch/arm: add SEC JR0 offset
Freescale PPC SoCs do not hard-code security engine's Job Ring 0
address, rather a define is used. This patch adds the same
functionality to the ARM based SoCs (i.e. LS1/LS2 and i.MX parts)
Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'arch/arm/include/asm/arch-mx7/imx-regs.h')
| -rw-r--r-- | arch/arm/include/asm/arch-mx7/imx-regs.h | 11 |
1 files changed, 7 insertions, 4 deletions
diff --git a/arch/arm/include/asm/arch-mx7/imx-regs.h b/arch/arm/include/asm/arch-mx7/imx-regs.h index a3106e7e6b..74917f0e69 100644 --- a/arch/arm/include/asm/arch-mx7/imx-regs.h +++ b/arch/arm/include/asm/arch-mx7/imx-regs.h @@ -218,10 +218,13 @@ #define FEC_QUIRK_ENET_MAC #define SNVS_LPGPR 0x68 - -#define CONFIG_SYS_FSL_SEC_ADDR (CAAM_IPS_BASE_ADDR) -#define CONFIG_SYS_FSL_JR0_ADDR (CONFIG_SYS_FSL_SEC_ADDR + 0x1000) - +#define CONFIG_SYS_FSL_SEC_OFFSET 0 +#define CONFIG_SYS_FSL_SEC_ADDR (CAAM_IPS_BASE_ADDR + \ + CONFIG_SYS_FSL_SEC_OFFSET) +#define CONFIG_SYS_FSL_JR0_OFFSET 0x1000 +#define CONFIG_SYS_FSL_JR0_ADDR (CONFIG_SYS_FSL_SEC_ADDR + \ + CONFIG_SYS_FSL_JR0_OFFSET) +#define CONFIG_SYS_FSL_MAX_NUM_OF_SEC 1 #if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__)) #include <asm/imx-common/regs-lcdif.h> #include <asm/types.h> |