summaryrefslogtreecommitdiff
path: root/drivers/clk/rockchip
diff options
context:
space:
mode:
authorAlexander Kochetkov <al.kochet@gmail.com>2020-06-22 16:17:09 +0300
committerKever Yang <kever.yang@rock-chips.com>2020-06-27 23:23:00 +0800
commit5e15dcb4cbc7906690a759554be082b025d2aa52 (patch)
tree062f046bb38297696549ee0e34650231e1e7b912 /drivers/clk/rockchip
parenta2b1cff8b86964ea630d23aa687c23bba40c9f4b (diff)
downloadu-boot-5e15dcb4cbc7906690a759554be082b025d2aa52.tar.gz
rockchip: clk: rk3188: change APLL to safe 600MHz
The commit 84a6a27ae3ff ("rockchip: rk3188: init CPU freq in clock driver") changed ARM clock from 600MHz to 1600MHz. It made boot unstable due to the fact that PMIC at the start generates insufficient voltage for operation. See also: commit f4f57c58b589 ("rockchip: rk3188: Setup the armclk in spl"). Fixes commit 84a6a27ae3ff ("rockchip: rk3188: init CPU freq in clock driver"). Signed-off-by: Alexander Kochetkov <al.kochet@gmail.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
Diffstat (limited to 'drivers/clk/rockchip')
-rw-r--r--drivers/clk/rockchip/clk_rk3188.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/drivers/clk/rockchip/clk_rk3188.c b/drivers/clk/rockchip/clk_rk3188.c
index 11e3bd33cb..aacc8cf2d1 100644
--- a/drivers/clk/rockchip/clk_rk3188.c
+++ b/drivers/clk/rockchip/clk_rk3188.c
@@ -569,7 +569,8 @@ static int rk3188_clk_probe(struct udevice *dev)
rkclk_init(priv->cru, priv->grf, priv->has_bwadj);
/* Init CPU frequency */
- rkclk_configure_cpu(priv->cru, priv->grf, APLL_HZ, priv->has_bwadj);
+ rkclk_configure_cpu(priv->cru, priv->grf, APLL_SAFE_HZ,
+ priv->has_bwadj);
#endif
return 0;