summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
* nand: zynq: Cleanup initializationEzequiel Garcia2018-04-232-13/+2
| | | | | | | | | | | | | | | | CONFIG_NAND_ZYNQ selects CONFIG_SYS_NAND_SELF_INIT, so the driver doesn't have to play any ifdef game. Also, we can mark zynq_nand_init() as static and get rid of the mach-specific nand.h header. This is really a revert of: "mtd: zynq: nand: Move board_nand_init() function to board.c" (sha1: 310995d9f91ae56082b49be06fe8c3d01424f8f6) Signed-off-by: Ezequiel Garcia <ezequiel@vanguardiasur.com.ar> Reviewed-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
* nand: zynq: Fix driver initializationEzequiel Garcia2018-04-231-1/+1
| | | | | | | | | | | | | | | | | This driver is currently broken, refusing to initialize properly. The reason is that get_nand_dev_by_index() was being called before nand_register(), thus returning a pointer into uninitialized memory. In other words, the struct mtd_info used by the driver is total junk. Fix it by getting the correct struct mtd_info, via nand_to_mtd() on the driver's struct nand_chip. Tested on a custom board, where the CPU is halted without this patch. Signed-off-by: Ezequiel Garcia <ezequiel@vanguardiasur.com.ar> Reviewed-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
* Merge git://git.denx.de/u-boot-usbTom Rini2018-04-222-2/+4
|\
| * usb: dwc3-of-simple: fix error check of clk_get_bulk when disabledNeil Armstrong2018-04-211-1/+1
| | | | | | | | | | | | | | | | The disabled clk API returns -ENOSYS unlike the reset API returning -ENOTSUPP. Fixes: ca7fdc8b1267 ("usb: host: Add simple of glue driver for DWC3 USB Controllers integration") Reported-by: Jean-Jacques Hiblot <jjhiblot@ti.com> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
| * usb: dwc3-of-simple: Add support for DRA7/AM57 platforms.Jean-Jacques Hiblot2018-04-212-0/+2
| | | | | | | | | | | | | | Add the compatibility with "ti,dwc3" and enable it by default if DM_USB is enabled. Signed-off-by: Jean-Jacques Hiblot <jjhiblot@ti.com>
| * usb: dwc3-of-simple: Fix dependenciesJean-Jacques Hiblot2018-04-211-1/+1
| | | | | | | | | | | | | | This simple glue layer does not require CONFIG_MISC, but it does require CONFIG_DM_USB. Signed-off-by: Jean-Jacques Hiblot <jjhiblot@ti.com>
* | Merge git://git.denx.de/u-boot-shTom Rini2018-04-2222-213/+729
|\ \ | |/ |/|
| * ARM: rmobile: Update E2 SilkMarek Vasut2018-04-217-179/+559
| | | | | | | | | | | | | | | | | | | | | | | | | | | | The E2 Silk port was broken since some time. This patch updates the E2 Silk port to use modern frameworks, DM, DT probing, SPL for the preloading and puts it on par with the M2 Porter board. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> --- NOTE: The port is missing support for I2C1 for DA9063 reset, since the I2C driver needs to be converted to DM and DT probing. That's not an issue for this patch though, since the reset was broken on Silk since forever.
| * mmc: sh_mmcif: Migrate configs to CONFIG_SH_MMCIFMarek Vasut2018-04-2113-7/+6
| | | | | | | | | | | | | | | | Migrate the U-Boot configs to Kconfig CONFIG_SH_MMCIF . Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Cc: Jaehoon Chung <jh80.chung@samsung.com>
| * mmc: sh_mmcif: Add Kconfig entryMarek Vasut2018-04-211-0/+6
| | | | | | | | | | | | | | | | Add Kconfig entry for SH MMCIF driver. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Cc: Jaehoon Chung <jh80.chung@samsung.com>
| * mmc: sh_mmcif: Add DM and DT probing supportMarek Vasut2018-04-211-13/+152
| | | | | | | | | | | | | | | | | | | | | | Add MMC DM and DT probing support into the SH MMCIF driver. This patch abstracts out the common bits of the send command and set ios functions, so they can be used both by DM and non DM setups and adds the DM probe support. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Cc: Jaehoon Chung <jh80.chung@samsung.com>
| * clk: renesas: Minor clean up of the R8A7794 clock driverMarek Vasut2018-04-211-7/+3
| | | | | | | | | | | | | | | | The initconst is not used in U-Boot, drop it. The r8a7794_crit_mod_clks is also not used in U-Boot, so drop it too. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * clk: renesas: Minor clean up of the R8A7792 clock driverMarek Vasut2018-04-211-7/+3
|/ | | | | | | | The initconst is not used in U-Boot, drop it. The r8a7792_crit_mod_clks is also not used in U-Boot, so drop it too. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
* Merge git://git.denx.de/u-boot-uniphierTom Rini2018-04-1827-206/+936
|\
| * reset: uniphier: add ethernet reset control supportKunihiko Hayashi2018-04-181-0/+5
| | | | | | | | | | | | | | Add reset lines for ethernet controller on each SoC. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
| * clk: uniphier: add ethernet clock control supportKunihiko Hayashi2018-04-181-0/+6
| | | | | | | | | | | | | | Add clock control for ethernet controller on each SoC. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
| * ARM: dts: uniphier: sync DT with Linux 4.17-rc1Masahiro Yamada2018-04-1825-206/+925
| | | | | | | | Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
* | Merge git://git.denx.de/u-boot-shTom Rini2018-04-1823-191/+647
|\ \
| * | ARM: rmobile: Update M2 KoelschMarek Vasut2018-04-177-185/+532
| | | | | | | | | | | | | | | | | | | | | | | | | | | The M2 Koelsch port was broken since some time. This patch updates the M2 Koelsch port to use modern frameworks, DM, DT probing, SPL for the preloading and puts it on par with the M2 Porter board. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | ARM: rmobile: Ignore U-Boot env when started via JTAG on PorterMarek Vasut2018-04-171-0/+16
| | | | | | | | | | | | | | | | | | | | | | | | When U-Boot is started via JTAG, ignore the installed environment as it may interfere with the recovery of the board. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | ARM: rmobile: Ignore U-Boot env when started via JTAG on StoutMarek Vasut2018-04-171-0/+15
| | | | | | | | | | | | | | | | | | | | | | | | When U-Boot is started via JTAG, ignore the installed environment as it may interfere with the recovery of the board. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | ARM: rmobile: Enable fitImage support on Gen3Marek Vasut2018-04-177-0/+7
| | | | | | | | | | | | | | | | | | | | | Enable fitImage support to be on the right side of the millenium. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | ARM: rmobile: Disable SDHI on R8A77970 V3M EagleMarek Vasut2018-04-171-6/+2
| | | | | | | | | | | | | | | | | | | | | The SDHI is not routed to a slot on the Eagle, so disable it. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | ARM: rmobile: Enable RPC QSPI on R8A77970 V3M EagleMarek Vasut2018-04-173-0/+35
| | | | | | | | | | | | | | | | | | | | | | | | Enable the RPC QSPI driver on R8A77970 V3M Eagle and configure the environment layout to match that used by old U-Boot. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | ARM: rmobile: Add Renesas RPC HF/QSPI DT nodesMarek Vasut2018-04-175-0/+40
| | | | | | | | | | | | | | | | | | | | | Add device tree nodes for the Renesas RPC HF/QSPI controller. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
* | | Merge git://git.denx.de/u-boot-socfpgaTom Rini2018-04-1725-0/+802
|\ \ \
| * | | configs: socfpga: disable EFI and ISO partition typesDinh Nguyen2018-04-1713-0/+26
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | None of the SoCFPGA platforms will support EFI/ISO partition types that is needed for DISTRO_DEFAULTS. SoCFPGA bootroom will only support 0xa2 partition type. This is needed to help limit the size of the SPL to within the 64k limit that is required for SoCFPGA. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | configs: socfpga: add DM_RESETDinh Nguyen2018-04-1712-0/+12
| | | | | | | | | | | | | | | | | | | | | | | | Add the DM reset driver to socfpga defconfigs. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | i2c: designware: add reset ctrl to driverDinh Nguyen2018-04-171-0/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add code to look for a reset manager property. Specifically, look for the reset-names of 'i2c'. A reset property is an optional feature, so only print out a warning and do not fail if a reset property is not present. If a reset property is discovered, then use it to deassert, thus bringing the IP out of reset. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | arm: dts: socfpga: add reset propertyDinh Nguyen2018-04-171-0/+8
| | | | | | | | | | | | | | | | | | | | | | | | Add reset dts property to the i2c nodes. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | arm: dts: socfpga: enables i2c0 in socfpga_de0_nanoDinh Nguyen2018-04-172-0/+16
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Add all the appropriate i2c alias in the base socfpga dtsi and enables the i2c node on the DE0 NANO board. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | configs: socfpga: convert i2c to dmDinh Nguyen2018-04-1712-0/+13
| | | | | | | | | | | | | | | | | | | | | | | | Enable DM I2C driver on SoCFPGA platforms. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | reset: socfpga: add reset driver for SoCFPGA platformDinh Nguyen2018-04-173-0/+113
| | | | | | | | | | | | | | | | | | | | | | | | Add a DM compatible reset driver for the SoCFPGA platform. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | ARM: dts: stratix10: Add base dtsi and devkit dtsDinh Nguyen2018-04-173-0/+474
| | | | | | | | | | | | | | | | | | | | | | | | | | | | From the Linux v4.16-rc4, add the base dtsi and devkit dts files for the Stratix10 SoCFPGA platform. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | ARM64: stratix10: add reset manager includesDinh Nguyen2018-04-171-0/+97
| | | | | | | | | | | | | | | | | | | | | | | | Pulled from linux v4.16-rc4. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
| * | | arm: socfpga: stratix10: Add base address map for Statix10 SoCChin Liang See2018-04-171-0/+33
| |/ / | | | | | | | | | | | | | | | | | | Add the base address map for Stratix10 SoC Signed-off-by: Chin Liang See <chin.liang.see@intel.com> Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
* | | Merge tag 'arc-for-2018.05-rc3' of git://git.denx.de/u-boot-arcTom Rini2018-04-175-3/+5
|\ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Subtle ARC fixes for v2018.05-RC3 These are only very subtle clean-ups here and there including: * Correctly specified CPU freq for HSDK (production boards are all shipped with 500MHZ as opposed to early batch running at 1GHz) * Addition of SNPS internal group email to MAINTAINERS file * Switch to Hush shell on AXS10x boards
| * | | ARC: Remove unused DECLARE_GLOBAL_DATA_PTR from init_helpers.cEugeniy Paltsev2018-04-171-2/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | "Global data" structure "gd" is not used in init_helpers.c thus DECLARE_GLOBAL_DATA_PTR might be safely removed. Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
| * | | ARC: Update ARC architecture maintainersEugeniy Paltsev2018-04-171-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Update ARC architecture maintainers and add uboot-snps-arc@synopsys.com mailing list. Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
| * | | ARC: AXS10x: Enable hush shellEugeniy Paltsev2018-04-172-0/+2
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
| * | | ARC: HSDK: Fix CPU frequency valueEugeniy Paltsev2018-04-171-1/+1
| |/ / | | | | | | | | | | | | | | | | | | | | | CPU on HSDK board runs at 500MHz after preloader so fix wrong CPU frequency value in hsdk_defconfig. Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
* | | reset: fix bulk API when DM_RESET is disabledNeil Armstrong2018-04-171-2/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In the commit "reset: Add get/assert/deassert/release for bulk of reset signals" the disabled reset_release_bulk() and reset_get_bulk() used the wrong struct clk_bulk instead of struct reset_ctl_bulk. Fixes: 0c28233903b5 ("reset: Add get/assert/deassert/release for bulk of reset signals") Reported-by: Jean-Jacques Hiblot <jjhiblot@ti.com> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Reviewed-by: Simon Glass <sjg@chromium.org>
* | | bootm: Align cache flush begin addressBryan O'Donoghue2018-04-171-1/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | commit b4d956f6bc0f ("bootm: Align cache flush end address correctly") aligns the end address of the cache flush operation to a cache-line size to ensure lower-layers in the code accept the range provided and flush. A similar action should be taken for the begin address of a cache flush operation. The load address may not be aligned to a cache-line boundary, so ensure the passed address is aligned. Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org> Reported-by: Breno Matheus Lima <brenomatheus@gmail.com> Suggested-by: Tom Rini <trini@konsulko.com> Cc: Simon Glass <sjg@chromium.org> Tested-by: Breno Lima <breno.lima@nxp.com> Reviewed-by: Simon Glass <sjg@chromium.org>
* | | clk: fix clk_get_bulk when phandle errorNeil Armstrong2018-04-171-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | This fixes the Coverity Defect CID 175347 when dev_count_phandle_with_args() returns a negative value. Fixes: a855be87da49 ("clk: Add get/enable/disable/release for a bulk of clocks") Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
* | | reset: fix reset_get_bulk when phandle errorNeil Armstrong2018-04-171-2/+2
| |/ |/| | | | | | | | | | | | | This fixes the Coverity Defect CID 175348 when dev_count_phandle_with_args() returns a negative value. Fixes: 0c28233903b5 ("reset: Add get/assert/deassert/release for bulk of reset signals") Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
* | configs: Resync with savedefconfigTom Rini2018-04-17276-752/+24
| | | | | | | | | | | | Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
* | Merge git://git.denx.de/u-boot-marvellTom Rini2018-04-171-1/+1
|\ \ | |/ |/|
| * mmc: mv_sdhci: zero out sdhci_host structureMatt Pelland2018-04-171-1/+1
|/ | | | | | | | | | The mv_sdhci driver was not zeroing the sdhci_host structure it allocates causing random access violations in parts of the mmc core where the "ops" member pointers are checked and called if not NULL. Signed-off-by: Matt Pelland <mpelland@starry.com> Reviewed-by: Stefan Roese <sr@denx.de> Signed-off-by: Stefan Roese <sr@denx.de>
* Prepare v2018.05-rc2v2018.05-rc2Tom Rini2018-04-161-1/+1
| | | | Signed-off-by: Tom Rini <trini@konsulko.com>
* serial: Remove duplicated line in MakefilePatrice Chotard2018-04-161-1/+0
| | | | | | | | | | | The line "-obj-$(CONFIG_STM32_SERIAL) += serial_stm32.o" is found twice in Makefile. Fixes: ae74de0dfd45 ("serial: stm32: Rename serial_stm32x7.c to serial_stm32.c" Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Acked-by: Vikas Manocha <vikas.manocha@st.com> Reviewed-by: Simon Glass <sjg@chromium.org>
View Lorry Controller Status