summaryrefslogtreecommitdiff
path: root/arch/arm/mach-socfpga
Commit message (Expand)AuthorAgeFilesLines
* arm: socfpga: stratix10: Fix incorrect CLKMGR_S10_PERPLL_BYPASS offsetLey Foon Tan2020-04-271-1/+1
* spl: mmc: Rename spl_boot_mode() to spl_mmc_boot_mode()Harald Seiler2020-04-224-4/+4
* arm: socfpga: arria10: Enable cache driver in SPLLey Foon Tan2020-04-131-0/+1
* arm: socfpga: arria10: Add save_boot_params()Ley Foon Tan2020-03-311-0/+32
* arm: socfpga: Add onchip RAM size macroLey Foon Tan2020-03-312-0/+4
* ARM: socfpga: Add initial support for the ABB SECU boardHolger Brunck2020-03-031-0/+10
* Merge tag 'dm-pull-6feb20' of https://gitlab.denx.de/u-boot/custodians/u-boot-dmTom Rini2020-02-112-0/+2
|\
| * dm: core: Create a new header file for 'compat' featuresSimon Glass2020-02-052-0/+2
* | ddr: altera: Add DDR2 support to Gen5 driverMarek Vasut2020-02-053-32/+80
* | ARM: socfpga: Drop last use of socfpga_reset_managerMarek Vasut2020-02-031-4/+1
|/
* common: Move hang() to the same header as panic()Simon Glass2020-01-176-0/+6
* common: Move reset_cpu() to the CPU headerSimon Glass2020-01-171-0/+1
* arm: socfpga: stratix10: Enable SMMU accessThor Thayer2020-01-071-0/+7
* arm: socfpga: agilex: Enable Agilex SoC buildLey Foon Tan2020-01-072-0/+25
* arm: socfpga: agilex: Add SPL for Agilex SoCLey Foon Tan2020-01-072-0/+101
* arm: agilex: Add clock handoff offset for AgilexLey Foon Tan2020-01-072-4/+10
* arm: socfpga: agilex: Add clock wrapper functionsLey Foon Tan2020-01-074-0/+105
* clk: agilex: Add clock driver for AgilexLey Foon Tan2020-01-071-0/+5
* arm: socfpga: Fix CLKMGR_INTOSC_HZ to 400MHzLey Foon Tan2020-01-071-3/+1
* arm: socfpga: Move Stratix10 and Agilex clock manager common codeLey Foon Tan2020-01-072-13/+26
* arm: socfpga: agilex: Add system manager supportLey Foon Tan2020-01-071-1/+2
* arm: socfpga: Move Stratix10 and Agilex system manager common codeLey Foon Tan2020-01-0711-155/+158
* arm: socfpga: agilex: Add reset manager supportLey Foon Tan2020-01-071-1/+2
* arm: socfpga: Move Stratix10 and Agilex reset manager common codeLey Foon Tan2020-01-074-106/+49
* arm: socfpga: Move firewall code to firewall fileLey Foon Tan2020-01-074-95/+116
* arm: socfpga: agilex: Add base address for Intel Agilex SoCLey Foon Tan2020-01-071-0/+4
* arm: socfpga: Convert clock manager from struct to definesLey Foon Tan2020-01-079-468/+497
* arm: socfpga: Convert system manager from struct to definesLey Foon Tan2020-01-0720-400/+254
* arm: socfpga: Convert reset manager from struct to definesLey Foon Tan2020-01-0713-149/+150
* common: Move some cache and MMU functions out of common.hSimon Glass2019-12-022-0/+2
* common: Move get_ticks() function out of common.hSimon Glass2019-12-021-0/+1
* ARM: socfpga: Unreset NAND in SPL on Gen5Marek Vasut2019-11-251-0/+7
* ARM: socfpga: Add ArriaV ST/SX IDMarek Vasut2019-11-251-0/+2
* ARM: socfpga: Purge pending transactions upon enabling bridges on Gen5Marek Vasut2019-11-251-0/+3
* ARM: socfpga: Actually put bridges into reset on Gen5 in bridge disableMarek Vasut2019-11-251-1/+1
* socfpga: fix include guard in misc.h (arch vs. global)Simon Goldschmidt2019-11-201-3/+3
* arm: socfpga: gen5: fix ERR_PTR_OFFSETSimon Goldschmidt2019-11-071-0/+3
* ARM: socfpga: vining_fpga: Rename VINING|FPGAMarek Vasut2019-10-091-5/+5
* spl: Convert CONFIG_SPL_SIZE_LIMIT to hexSimon Glass2019-10-081-1/+1
* spl: Allow tiny printf() to be controlled in SPL and TPLSimon Glass2019-10-081-2/+2
* arm: socfpga: gen5: don't zero bss in board_init_f()Simon Goldschmidt2019-08-151-2/+0
* env: Move env_set() to env.hSimon Glass2019-08-112-0/+2
* sysreset: add support for socfpga sysresetSimon Goldschmidt2019-07-212-42/+0
* arm: socfpga: rst: add register definition for cold resetSimon Goldschmidt2019-07-211-0/+1
* arm: socfpga: provide default SPL_SIZE_LIMIT for gen5Simon Goldschmidt2019-06-141-0/+8
* ARM: socfpga: Clear PL310 early in SPLMarek Vasut2019-05-241-0/+1
* ARM: socfpga: Pull PL310 clearing into common codeMarek Vasut2019-05-243-57/+55
* CONFIG_SPL_SYS_[DI]CACHE_OFF: addTrevor Woerner2019-05-181-2/+2
* arm: socfpga: Re-add support for Aries MCV SoM and MCVEV[KP] boardWolfgang Grandegger2019-05-141-0/+7
* arm: sofcpga: s10: remove unused ad-hoc reset codeSimon Goldschmidt2019-05-142-12/+0
View Lorry Controller Status