summaryrefslogtreecommitdiff
path: root/arch/mips/lib/cache.c
Commit message (Expand)AuthorAgeFilesLines
* mips: cache: Make invalidate_dcache_range() weak to enable overwriteStefan Roese2020-07-181-1/+1
* mips: cache: Make flush_cache() weak to enable overwriteStefan Roese2020-07-181-1/+1
* mips: cache: Allow using CONFIG_MIPS_L2_CACHE without CONFIG_MIPS_CMStefan Roese2020-07-181-2/+0
* common: Drop linux/bug.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop net.h from common headerSimon Glass2020-05-181-0/+1
* MIPS: allow override of flush_dcache_range()Alex Nemirovsky2020-04-091-1/+1
* common: Move some cache and MMU functions out of common.hSimon Glass2019-12-021-0/+1
* MIPS: add compile time definition of L2 cache sizeRamon Fried2019-10-251-1/+1
* MIPS: cache: reimplement dcache_[status, enable, disable]Daniel Schwierzeck2018-09-221-0/+20
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-2/+1
* MIPS: Break out of cache loops for unimplemented cachesPaul Burton2017-11-281-7/+6
* MIPS: Clear instruction hazards in flush_cache()Paul Burton2017-11-281-0/+4
* MIPS: Ensure cache ops complete in cache maintenance functionsPaul Burton2017-11-281-1/+12
* MIPS: Make CM GCR base configurablePaul Burton2017-05-121-0/+2
* MIPS: L2 cache supportPaul Burton2016-09-211-1/+61
* MIPS: Probe cache line sizes once during bootPaul Burton2016-09-211-18/+25
* MIPS: Fix invalidate_dcache_range to operate on L1 DcachePaul Burton2016-06-101-1/+1
* MIPS: Abstract cache op loops with a macroPaul Burton2016-05-311-41/+18
* MIPS: Split I & D cache line size configPaul Burton2016-05-311-15/+7
* MIPS: Move cache sizes to KconfigPaul Burton2016-05-311-1/+1
* mips: cache: Bulletproof the code against cornercasesMarek Vasut2016-02-011-0/+8
* MIPS: sync processor and register definitions with linux-4.4Daniel Schwierzeck2016-01-161-2/+2
* MIPS: unify cache maintenance functionsPaul Burton2015-01-291-0/+118
View Lorry Controller Status