summaryrefslogtreecommitdiff
path: root/arch/riscv/cpu
Commit message (Expand)AuthorAgeFilesLines
* riscv: fix the wrong swap value registerBrad Kim2020-12-141-1/+1
* riscv: sifive/fu540: kconfig: Enable support for Opencores I2C controllerPragnesh Patel2020-11-281-0/+2
* timer: Add _TIMER suffix to Andes PLMT KconfigSean Anderson2020-10-261-1/+1
* riscv: Add some comments to start.SSean Anderson2020-09-301-2/+17
* riscv: Ensure gp is NULL or points to valid dataSean Anderson2020-09-301-3/+25
* riscv: Consolidate fences into AMOs for available_harts_lockSean Anderson2020-09-301-6/+3
* riscv: Clear pending IPIs on initializationSean Anderson2020-09-301-0/+20
* Revert "riscv: Clear pending interrupts before enabling IPIs"Sean Anderson2020-09-301-2/+0
* riscv: Rework riscv timer driver to only support S-modeSean Anderson2020-09-303-3/+3
* riscv: fu540: Use correct API to get L2 cache controller base addressBin Meng2020-08-251-1/+2
* riscv: sifive: fu540: redundant initializationHeinrich Schuchardt2020-08-141-1/+1
* riscv: sifive/fu540: kconfig: Move FU540 driver related options to the SoC levelBin Meng2020-08-141-0/+22
* riscv: sifive/fu540: spl: Rename soc_spl_init()Bin Meng2020-08-141-1/+1
* riscv: Fix linking error when building u-boot-spl with no SMP supportLeo Yu-Chi Liang2020-07-241-0/+2
* env: Enable SPI flash env for SiFive FU540Jagan Teki2020-07-241-0/+13
* riscv: Make SiFive HiFive Unleashed board boot againBin Meng2020-07-241-1/+1
* Merge branch 'next'Tom Rini2020-07-062-0/+17
|\
| * riscv: Add option to support RISC-V privileged spec 1.9Sean Anderson2020-07-011-0/+9
| * riscv: Clean up IPI initialization codeSean Anderson2020-07-011-0/+6
| * riscv: Clear pending interrupts before enabling IPIsSean Anderson2020-07-011-0/+2
* | riscv: sifive: fu540: enable all cache ways from U-Boot properPragnesh Patel2020-07-032-0/+54
|/
* riscv: sifive: fu540: add SPL configurationPragnesh Patel2020-06-042-0/+27
* riscv: cpu: fu540: Add support for cpu fu540Pragnesh Patel2020-06-044-0/+82
* riscv: Add _image_binary_end for SPLPragnesh Patel2020-06-041-0/+1
* common: Drop linux/bitops.h from common headerWIP/2020-05-18-reduce-size-of-common.hSimon Glass2020-05-181-0/+1
* common: Drop init.h from common headerSimon Glass2020-05-181-0/+1
* common: Drop net.h from common headerSimon Glass2020-05-182-0/+2
* riscv: Provide a mechanism to fix DT for reserved memoryAtish Patra2020-04-231-0/+1
* riscv: Introduce SPL_SMP Kconfig option for U-Boot SPLBin Meng2020-04-231-7/+7
* riscv: Merge unnecessary SMP ifdefs in start.SBin Meng2020-04-231-4/+0
* riscv: qemu: Remove the simple-bus driver for the SoC nodeBin Meng2020-04-231-14/+0
* riscv: ax25: cache: Remove SPL_RISCV_MMODE config checkPragnesh Patel2020-04-231-8/+8
* riscv: Remove unnecessary instructionSean Anderson2020-02-101-3/+2
* riscv: Add option to print registers on exceptionSean Anderson2020-02-101-1/+2
* riscv: Fix breakage caused by linker relaxationSean Anderson2020-02-101-1/+0
* common: Move relocate_code() to init.hSimon Glass2020-01-171-1/+1
* riscv: add option to wait for ack from secondary harts in smp functionsLukas Auer2019-12-101-0/+2
* riscv: Fix clear bss loop in the start-up codeRick Chen2019-12-103-4/+4
* riscv: ax25: cache: Add SPL_RISCV_MMODE for SPLRick Chen2019-12-101-14/+46
* riscv: ax25: add SPL supportRick Chen2019-12-101-1/+3
* common: Move board_get_usable_ram_top() out of common.hSimon Glass2019-12-021-0/+1
* common: Move enable/disable_interrupts out of common.hSimon Glass2019-12-021-0/+1
* common: Move ARM cache operations out of common.hSimon Glass2019-12-021-0/+1
* common: Move some cache and MMU functions out of common.hSimon Glass2019-12-022-0/+2
* riscv: cache: use CCTL to flush d-cacheRick Chen2019-09-031-9/+13
* riscv: cache: Flush L2 cache before jump to linuxRick Chen2019-09-031-0/+17
* riscv: ax25: add imply v5l2 cache controllerRick Chen2019-09-031-0/+1
* riscv: update fix_rela_dynMarcus Comstedt2019-09-031-5/+5
* riscv: support SPL stack and global data relocationLukas Auer2019-08-261-1/+34
* riscv: add SPL supportLukas Auer2019-08-263-1/+107
View Lorry Controller Status