summaryrefslogtreecommitdiff
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* firmware: smci: sandbox test for SCMI reset controllersWIP/30Sep2020-nextEtienne Carriere2020-09-302-0/+23
* firmware: scmi: sandbox test for SCMI clocksEtienne Carriere2020-09-302-0/+54
* firmware: add SCMI agent uclassEtienne Carriere2020-09-302-0/+59
* test: dm: Add tests for regmap managed API and regmap fieldsJean-Jacques Hiblot2020-09-301-0/+13
* test: gpio: Add tests for the managed APIJean-Jacques Hiblot2020-09-301-0/+10
* test: reset: Add tests for the managed APIJean-Jacques Hiblot2020-09-301-0/+3
* riscv: Add some comments to start.SSean Anderson2020-09-301-2/+17
* riscv: Ensure gp is NULL or points to valid dataSean Anderson2020-09-302-4/+27
* riscv: Consolidate fences into AMOs for available_harts_lockSean Anderson2020-09-301-6/+3
* riscv: Clear pending IPIs on initializationSean Anderson2020-09-301-0/+20
* riscv: Use a valid bit to ignore already-pending IPIsSean Anderson2020-09-302-2/+21
* riscv: Match memory barriers between send_ipi_many and handle_ipiSean Anderson2020-09-301-0/+2
* Revert "riscv: Clear pending interrupts before enabling IPIs"Sean Anderson2020-09-301-2/+0
* riscv: Update SiFive device tree for new CLINT driverSean Anderson2020-09-302-2/+10
* riscv: Update Kendryte device tree for new CLINT driverSean Anderson2020-09-301-3/+4
* riscv: Rework Sifive CLINT as UCLASS_TIMER driverSean Anderson2020-09-302-32/+34
* riscv: Clean up initialization in Andes PLICSean Anderson2020-09-301-33/+25
* riscv: Rework Andes PLMT as a UCLASS_TIMER driverSean Anderson2020-09-304-32/+23
* timer: Add a test for timer_timebase_fallbackSean Anderson2020-09-302-1/+19
* riscv: Rework riscv timer driver to only support S-modeSean Anderson2020-09-306-50/+3
* Merge branch 'next' of https://gitlab.denx.de/u-boot/custodians/u-boot-x86 in...WIP/25Sep2020-nextTom Rini2020-09-2597-177/+7682
|\
| * x86: edison: Generate an image suitable for xFSTKSimon Glass2020-09-252-0/+35
| * x86: Use multiple imagesSimon Glass2020-09-253-21/+10
| * x86: Add support for more than 8 MTRRsSimon Glass2020-09-252-8/+19
| * x86: hob: Try to show a name instead of a GUIDSimon Glass2020-09-251-0/+25
| * x86: coral: Update config and device tree for ACPISimon Glass2020-09-251-14/+212
| * x86: Add a way to add to the e820 memory tableSimon Glass2020-09-251-0/+17
| * x86: fsp: Show FSP-S or FSP-M address in fsp_get_header()Simon Glass2020-09-251-8/+14
| * x86: fsp: Add more debugging for silicon initSimon Glass2020-09-251-1/+3
| * x86: apl: Check low-level init in FSP-S pre-initSimon Glass2020-09-251-0/+2
| * x86: acpi: Set the log category for x86 table generationSimon Glass2020-09-251-0/+2
| * acpi: tpm: Add a TPM1 tableSimon Glass2020-09-251-1/+53
| * acpi: tpm: Add a TPM2 tableSimon Glass2020-09-251-0/+74
| * x86: Correct handling of MADT table CPUsSimon Glass2020-09-251-3/+6
| * x86: Add a header guard to asm/acpi_table.hSimon Glass2020-09-251-0/+4
| * x86: Correct the assembly guard in e820.hSimon Glass2020-09-251-2/+1
| * x86: Notify the FSP of the 'end firmware' eventSimon Glass2020-09-252-0/+31
| * x86: Sort the MTRR tableSimon Glass2020-09-251-0/+12
| * x86: cpu: Report address width from cpu_get_info()Simon Glass2020-09-254-0/+38
| * x86: fsp: Update the FSP API with the end-firmware methodSimon Glass2020-09-251-3/+12
| * x86: apl: Drop unnecessary code in PMC driverSimon Glass2020-09-251-6/+2
| * x86: apl: Generate ACPI table for LPCSimon Glass2020-09-251-0/+18
| * x86: apl: Generate CPU tablesSimon Glass2020-09-252-1/+79
| * x86: apl: Add support for hostbridge ACPI generationSimon Glass2020-09-251-9/+211
| * x86: apl: Generate required ACPI tablesSimon Glass2020-09-253-0/+230
| * x86: apl: Allow reading hostbridge base addressesSimon Glass2020-09-252-0/+58
| * x86: acpi: Add support for additional Intel tablesSimon Glass2020-09-252-0/+226
| * x86: Support Atom SoCs using SWSMISCI rather than the SWSCISimon Glass2020-09-252-0/+7
| * x86: acpi: Add common Intel ACPI tablesSimon Glass2020-09-256-0/+474
| * x86: acpi: Add PCT and PTC tablesSimon Glass2020-09-253-1/+132