summaryrefslogtreecommitdiff
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* ARM: socfpga: Convert Arria10 to timer frameworkMarek Vasut2018-08-241-1/+0
* ARM: dts: socfpga: Flag timer clock as pre-relocMarek Vasut2018-08-242-12/+10
* ARM: socfpga: Reorder Arria10 SPLMarek Vasut2018-08-246-44/+36
* arm: socfpga: stratix10: Fix mailbox urgent command with urgent registerLey Foon Tan2018-08-241-8/+7
* arm: socfpga: stratix10: Enable EMAC to FPGA bridge based on handoffLey Foon Tan2018-08-241-1/+1
* Merge branch 'master' of git://git.denx.de/u-boot-tegraTom Rini2018-08-223-8/+29
|\
| * ARM: tegra: avoid more operations in non-secure worldStephen Warren2018-08-212-8/+19
| * arm: tegra: Restore host1x/dc dm-pre-reloc propertiesNicolas Chauvet2018-08-211-0/+10
* | Merge tag 'signed-efi-2018.09' of git://github.com/agraf/u-bootTom Rini2018-08-217-11/+8
|\ \ | |/ |/|
| * riscv: Include bss subsections in linker scriptAlexander Graf2018-08-201-1/+1
| * x86: Enable -fdata-sections alwaysAlexander Graf2018-08-201-3/+1
| * x86: Include bss subsections in linker scriptAlexander Graf2018-08-204-4/+4
| * sandbox: Move BSS after EFI sectionsAlexander Graf2018-08-201-3/+2
* | Merge branch 'master' of git://git.denx.de/u-boot-sunxiTom Rini2018-08-2011-117/+2631
|\ \
| * | sunxi: fix sid base address macro name for H6Icenowy Zheng2018-08-201-1/+1
| * | sunxi: A64: fix default DRAM_ODT_EN symbolAndre Przywara2018-08-131-1/+0
| * | ARM: dts: sun8i: Update R40/V40 dts(i) files from Linux-v4.18-rc3Jagan Teki2018-08-133-35/+486
| * | ARM: dts: sun8i: Update A83T dts(i) files from Linux-v4.18-rc3Jagan Teki2018-08-136-80/+2144
* | | x86: efi: payload: Add default TSC frequency in the device treeBin Meng2018-08-201-0/+4
* | | x86: coreboot: Add default TSC frequency in the device treeBin Meng2018-08-201-0/+4
* | | x86: dts: Remove coreboot_fb.dtsiBin Meng2018-08-206-10/+0
* | | x86: Remove support for Advantech SOM-6896Bin Meng2018-08-202-53/+0
* | | x86: coreboot: Add generic coreboot payload supportBin Meng2018-08-204-15/+56
| |/ |/|
* | Convert CONFIG_MII et al to KconfigAdam Ford2018-08-172-2/+0
* | Merge branch 'master' of git://git.denx.de/u-boot-shTom Rini2018-08-171-0/+2
|\ \
| * | ARM: rmobile: Enable USB PHY on Gen2Marek Vasut2018-08-141-0/+2
* | | Merge branch 'master' of git://git.denx.de/u-boot-socfpgaTom Rini2018-08-1727-618/+244
|\ \ \
| * | | arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit maskLey Foon Tan2018-08-151-3/+3
| * | | ARM: socfpga: clk: Convert to clock frameworkMarek Vasut2018-08-132-218/+40
| * | | ARM: dts: socfpga: Add u-boot,dm-pre-reloc to necessary clock nodesMarek Vasut2018-08-133-0/+50
| * | | ARM: socfpga: clk: Drop unused variables on Arria10Marek Vasut2018-08-131-17/+2
| * | | ARM: socfpga: clk: Make L4SP and MMC clock calculation Gen5 onlyMarek Vasut2018-08-131-0/+2
| * | | ARM: socfpga: clk: Obtain handoff base clock via DMMarek Vasut2018-08-132-12/+27
| * | | ARM: socfpga: Remove adhoc ethernet reset and configurationMarek Vasut2018-08-133-50/+6
| * | | ARM: socfpga: Zap unused reset codeMarek Vasut2018-08-132-126/+0
| * | | ARM: socfpga: Zap all the UART handling complexityMarek Vasut2018-08-135-149/+0
| * | | ARM: socfpga: Enable DM I2C framework on A10Marek Vasut2018-08-131-0/+1
| * | | ARM: socfpga: Enable DM reset framework on A10Marek Vasut2018-08-131-0/+2
| * | | ARM: dts: socfpga: Add i2c alias to A10 SoCDKMarek Vasut2018-08-131-0/+1
| * | | ARM: dts: socfpga: Add missing I2C resetsMarek Vasut2018-08-131-0/+10
| * | | ARM: dts: socfpga: Fix Arria10 GMAC resetsMarek Vasut2018-08-131-4/+6
| * | | ARM: dts: socfpga: Add missing UART resetsMarek Vasut2018-08-131-0/+2
| * | | ARM: dts: socfpga: Flag reset manager on A10 as pre-relocMarek Vasut2018-08-131-0/+2
| * | | ARM: socfpga: Register the FPGA on A10 in SPL againMarek Vasut2018-08-131-0/+6
| * | | arm: socfpga: gen5: combine some init code for SPL and U-BootSimon Goldschmidt2018-08-133-39/+22
| * | | arm: socfpga: fix device trees to work with DM serialSimon Goldschmidt2018-08-1311-0/+52
| * | | arm: socfpga: cyclone5: handle debug uartSimon Goldschmidt2018-08-131-0/+6
| * | | arm: socfpga: spl_gen5: clean up malloc_base assignmentSimon Goldschmidt2018-08-131-3/+0
| * | | arm: socfpga: fix SPL on gen5 after moving to DM serialSimon Goldschmidt2018-08-131-0/+7
| |/ /
* | | configs: Migrate CONFIG_NR_DRAM_BANKSTom Rini2018-08-164-6/+0
View Lorry Controller Status