summaryrefslogtreecommitdiff
path: root/cpu/mpc8xxx/ddr/ctrl_regs.c
Commit message (Expand)AuthorAgeFilesLines
* fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BITKumar Gala2009-06-121-2/+1
* fsl-ddr: add the DDR3 SPD infrastructureDave Liu2009-03-301-36/+344
* fsl-ddr: Fix two bugs in the ddr infrastructureDave Liu2009-03-301-1/+4
* fsl-ddr: make the self refresh idle threshold configurableDave Liu2009-01-231-4/+8
* fsl-ddr: clean up the ddr code for DDR3 controllerDave Liu2009-01-231-11/+13
* fsl-ddr: update the bit mask for DDR3 controllerDave Liu2009-01-231-4/+8
* Add debug information for DDR controller registersHaiying Wang2008-10-181-0/+13
* Make DDR interleaving mode work correctlyHaiying Wang2008-10-181-12/+49
* Fix compiler warning in mpc8xxx ddr codeKumar Gala2008-09-071-2/+4
* FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala2008-08-271-0/+993