summaryrefslogtreecommitdiff
path: root/drivers/ddr/altera/sequencer.c
Commit message (Expand)AuthorAgeFilesLines
* common: Drop log.h from common headerSimon Glass2020-05-181-0/+1
* ddr: altera: Add DDR2 support to Gen5 driverMarek Vasut2020-02-051-36/+158
* dm: ddr: socfpga: fix gen5 ddr driver to not use bssSimon Goldschmidt2019-07-211-635/+711
* arm: socfpga: move gen5 SDR driver to DMSimon Goldschmidt2019-04-171-1/+8
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-2/+1
* ddr: altera: silence PHY calibration unless in debug modeGoldschmidt Simon2018-01-251-4/+4
* ddr: altera: Repair DQ window centering codeMarek Vasut2016-04-201-8/+7
* ddr: altera: Staticize global variablesMarek Vasut2016-04-201-4/+4
* ddr: altera: Make DLEVEL behavior inclusiveMarek Vasut2016-04-201-66/+66
* ddr: altera: Zero DM IN delay in scc_mgr_zero_group()Marek Vasut2016-04-201-3/+13
* ddr: altera: Remove unnecessary ODT mode configMarek Vasut2016-04-201-1/+0
* ddr: altera: Remove unnecessary update of the SCCMarek Vasut2016-04-201-1/+0
* ddr: altera: Fix scc_mgr_set() argument orderMarek Vasut2016-04-201-1/+1
* ddr: altera: Tweak DQS tracking enable handlingMarek Vasut2016-04-201-2/+5
* ddr: altera: Replace ad-hoc constant with macroMarek Vasut2016-04-201-2/+2
* ddr: altera: Repair uninited variableMarek Vasut2015-08-231-1/+1
* ddr: altera: Replace float multiplication with integer oneMarek Vasut2015-08-231-1/+1
* ddr: altera: sequencer: Clean checkpatch issuesMarek Vasut2015-08-081-71/+88
* ddr: altera: sequencer: Clean data typesMarek Vasut2015-08-081-48/+48
* ddr: altera: sequencer: Pluck out misc macros from codeMarek Vasut2015-08-081-22/+15
* ddr: altera: sequencer: Zap SEQ_T(INIT|RESET)_CNTR._VALMarek Vasut2015-08-081-4/+4
* ddr: altera: sequencer: Zap VFIFO_SIZEMarek Vasut2015-08-081-4/+4
* ddr: altera: sequencer: Wrap misc remaining macrosMarek Vasut2015-08-081-0/+2
* ddr: altera: sequencer: Pluck out IO_* macros from codeMarek Vasut2015-08-081-101/+100
* ddr: altera: sequencer: Wrap IO_* macrosMarek Vasut2015-08-081-0/+2
* ddr: altera: sequencer: Pluck out RW_MGR_* macros from codeMarek Vasut2015-08-081-146/+146
* ddr: altera: sequencer: Wrap RW_MGR_* macrosMarek Vasut2015-08-081-0/+4
* ddr: altera: sequencer: Wrap ac_rom_init and inst_rom_initMarek Vasut2015-08-081-6/+8
* ddr: altera: sequencer: Zap unused params and macrosMarek Vasut2015-08-081-48/+1
* ddr: altera: sequencer: Move qts-generated files to board dirMarek Vasut2015-08-081-4/+9
* ddr: altera: Clean up of delay_for_n_mem_clocks() part 5Marek Vasut2015-08-081-3/+5
* ddr: altera: Clean up of delay_for_n_mem_clocks() part 4Marek Vasut2015-08-081-12/+5
* ddr: altera: Clean up of delay_for_n_mem_clocks() part 3Marek Vasut2015-08-081-18/+6
* ddr: altera: Clean up of delay_for_n_mem_clocks() part 2Marek Vasut2015-08-081-8/+10
* ddr: altera: Clean up of delay_for_n_mem_clocks() part 1Marek Vasut2015-08-081-14/+13
* ddr: altera: Minor clean up of rw_mgr_mem_handoff()Marek Vasut2015-08-081-7/+8
* ddr: altera: Clean up rw_mgr_mem_calibrate_lfifo()Marek Vasut2015-08-081-22/+27
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_end()Marek Vasut2015-08-081-38/+21
* ddr: altera: Clean up rw_mgr_mem_calibrate_write_test_issue()Marek Vasut2015-08-081-13/+18
* ddr: altera: Clean up rw_mgr_mem_calibrate_write_test() part 3Marek Vasut2015-08-081-1/+11
* ddr: altera: Clean up rw_mgr_mem_calibrate_write_test() part 2Marek Vasut2015-08-081-39/+36
* ddr: altera: Clean up rw_mgr_mem_calibrate_write_test() part 1Marek Vasut2015-08-081-205/+201
* ddr: altera: Clean up rw_mgr_mem_calibrate_writes_center() part 5Marek Vasut2015-08-081-1/+6
* ddr: altera: Clean up rw_mgr_mem_calibrate_writes_center() part 4Marek Vasut2015-08-081-6/+7
* ddr: altera: Clean up rw_mgr_mem_calibrate_writes_center() part 3Marek Vasut2015-08-081-3/+2
* ddr: altera: Clean up rw_mgr_mem_calibrate_writes_center() part 2Marek Vasut2015-08-081-79/+88
* ddr: altera: Clean up rw_mgr_mem_calibrate_writes_center() part 1Marek Vasut2015-08-081-61/+63
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 11Marek Vasut2015-08-081-1/+10
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 10Marek Vasut2015-08-081-4/+7
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 9Marek Vasut2015-08-081-18/+17
View Lorry Controller Status