summaryrefslogtreecommitdiff
path: root/drivers/ddr
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'next'WIP/06Jan2020Tom Rini2020-01-061-7/+6
|\
| * mpc85xx: ddr: Always start DDR RAM in Self Refresh modeJoakim Tjernlund2019-12-231-7/+6
* | imx8m: ddr_init: Move ddr_init() messages to debug levelFabio Estevam2019-12-271-3/+3
|/
* common: Move some cache and MMU functions out of common.hSimon Glass2019-12-022-0/+2
* ddr: socfpga: gen5: constify altera_gen5_sdram_opsSimon Goldschmidt2019-11-201-1/+1
* ddr: imx8m: Fix the ddr init hang on imx8mqJacky Bai2019-10-081-4/+4
* driver: ddr: Refine the ddr init driver on imx8mJacky Bai2019-10-087-311/+184
* imx8mq: Update the ddrc QoS setting for B1 chipBai Ping2019-10-081-1/+4
* ddr: imx8m: Fix ddr4 driver build issueYe Li2019-10-081-2/+1
* ddr: imx8m: fix ddr firmware location when enable SPL OFPeng Fan2019-10-081-1/+11
* ddr, fsl: add DM_I2C supportHeiko Schocher2019-08-261-43/+76
* boards: lx2160a: Add support of I2C driver modelChuanhua Han2019-08-221-1/+35
* env: Move env_get_f() to env.hSimon Glass2019-08-113-0/+3
* dm: ddr: socfpga: fix gen5 ddr driver to not use bssSimon Goldschmidt2019-07-212-642/+740
* mpc83xx: Get rid of CONFIG_SYS_DDR_SDRAM_BASEMario Six2019-05-211-0/+4
* arm: socfpga: Move Stratix 10 SDRAM driver to DMLey Foon Tan2019-05-063-77/+360
* ddr: altera: Compile ALTERA SDRAM in SPL onlyLey Foon Tan2019-05-062-3/+4
* ddr: imx8m: hide i.MX8M DDR options from device driver entryPeng Fan2019-04-251-0/+4
* ddr: altera: Stratix10: Add ECC memory scrubbingLey Foon Tan2019-04-171-0/+81
* ddr: altera: Stratix10: Add multi-banks DRAM size checkLey Foon Tan2019-04-171-5/+41
* ddr: altera: stratix10: Move SDRAM size check to SDRAM driverLey Foon Tan2019-04-171-0/+15
* arm: socfpga: move gen5 SDR driver to DMSimon Goldschmidt2019-04-174-16/+173
* arm: mvebu: Add Marvell's integrated CPUsChris Packham2019-04-121-0/+4
* mv_ddr: ddr3: only use active chip-selects when tuning ODTChris Packham2019-03-191-1/+2
* mv_ddr: ddr3: fix tRAS timimg parameterChris Packham2019-03-191-4/+4
* ddr: socfpga: Clean up ddr_setup()Marek Vasut2019-03-091-28/+15
* ddr: socfpga: Clean up EMIF resetMarek Vasut2019-03-091-26/+7
* ddr: socfpga: Fix EMIF clear timeoutMarek Vasut2019-03-091-14/+11
* ddr: socfpga: Fix newline in debug print on A10Marek Vasut2019-03-091-1/+1
* ddr: socfpga: Fix IO in Arria10 DDR driverMarek Vasut2019-03-091-3/+3
* configs: fsl: move DDR specific defines to KconfigRajesh Bhagat2019-03-031-0/+12
* drivers/ddr/fsl: Update fsl_ddr_board_options as weak functionPriyanka Jain2019-02-191-3/+6
* drivers: ddr: introduce DDR driver for i.MX8MPeng Fan2019-01-0110-0/+1510
* Merge tag 'fsl-qoriq-for-v2019.01-rc2' of git://git.denx.de/u-boot-fsl-qoriqTom Rini2018-12-101-0/+1
|\
| * armv8: lx2160a: Add LX2160A SoC SupportPriyanka Jain2018-12-061-0/+1
* | ARM: mvebu: restore license information in mv_ddr_plat.{c,h}Chris Packham2018-12-092-0/+9
* | ARM: mvebu: a38x: sync ddr training code with mv_ddr-armada-18.09.02Chris Packham2018-12-0831-1254/+1156
|/
* socfpga: stratix10: fix sdram_calculate_sizeDalon Westergreen2018-09-151-2/+2
* drivers/ddr/fsl: fix '__hwconfig without a buffer' messagesJeremy Gebben2018-07-261-8/+6
* ddr: altera: Add ECC DRAM scrubbing support for Arria10Marek Vasut2018-07-121-0/+27
* ddr: altera: Drop custom dram_bank_mmu_setup() on Arria10Marek Vasut2018-07-121-25/+0
* ddr: altera: stratix10: Add DDR support for Stratix10 SoCLey Foon Tan2018-07-122-0/+389
* SPDX: Fixup SPDX tags in a few new filesTom Rini2018-05-201-2/+1
* configs: Add DDR Kconfig support for Arria 10Tien Fong Chee2018-05-181-1/+1
* ARM: socfpga: Add DDR driver for Arria 10Tien Fong Chee2018-05-182-0/+742
* ARM: socfpga: Rename the gen5 sdram driver to more specific nameTien Fong Chee2018-05-182-1/+1
* ARM: mvebu: a38x: Add missing SPDX license identfierChris Packham2018-05-151-1/+3
* ARM: mvebu: a38x: use non-zero size for ddr scrubbingChris Packham2018-05-143-1/+5
* ARM: mvebu: a38x: restore support for setting timingChris Packham2018-05-144-5/+17
* ARM: mvebu: a38x: sync ddr training code with upstreamChris Packham2018-05-1451-5087/+7879
View Lorry Controller Status