summaryrefslogtreecommitdiff
path: root/drivers/ram
Commit message (Expand)AuthorAgeFilesLines
* ram: k3-j721e: Add support for J721E DDR controllerKevin Scholz2019-10-2521-0/+32102
* ram: k3-am654: Do not rely on default values for certain DDR registerJames Doublesin2019-10-252-7/+58
* ram: k3-am654: add support for LPDDR4 and DDR3L DDRsJames Doublesin2019-10-251-11/+230
* ram: rk3288: Initialize dram for TPL buildsJagan Teki2019-09-191-5/+10
* stm32mp1: ram: add pattern parameter in infinite write testPatrick Delaunay2019-08-271-11/+20
* stm32mp1: ram: reload watchdog during ddr testPatrick Delaunay2019-08-271-0/+3
* stm32mp1: ram: update loop management in infinite testPatrick Delaunay2019-08-271-13/+25
* stm32mp1: ram: fix address issue in 2 testsPatrick Delaunay2019-08-271-11/+14
* stm32mp1: ram: cosmetic: remove unused prototypePatrick Delaunay2019-08-271-4/+0
* ram: rk3399: update cap and ddrconfig for each channel after initKever Yang2019-08-231-78/+81
* rockchip: ram: add full feature rk3328 DRAM driverKever Yang2019-08-051-3/+1015
* rockchip: rk322x: sdram: use udelay instead of rockchip_udelayKever Yang2019-07-201-15/+14
* ram: rk3399: Add lpddr4 set rate supportJagan Teki2019-07-201-12/+661
* ram: rk3399: Add set_rate sdram rk3399 opsJagan Teki2019-07-211-3/+8
* ram: rk3399: Add LPPDDR4-800 timings incJagan Teki2019-07-211-0/+1570
* ram: rk3399: Add LPPDDR4-400 timings incJagan Teki2019-07-211-0/+1570
* ram: rk3399: Add LPPDR4 mr detectionJagan Teki2019-07-211-0/+226
* ram: rk3399: Handle data training via opsJagan Teki2019-07-211-10/+33
* ram: rk3399: Simplify data training first argumentJagan Teki2019-07-211-5/+4
* ram: rk3399: Update lpddr4 vref_mode_acJagan Teki2019-07-201-1/+2
* ram: rk3399: Update lpddr4 mode_sel based on io settingsJagan Teki2019-07-201-2/+5
* ram: rk3399: Update lpddr4 vref based on io settingsJagan Teki2019-07-201-5/+14
* ram: rk3399: Get lpddr4 tsel_rd_en from io settingsJagan Teki2019-07-201-2/+6
* ram: rk3399: Configure soc odt supportJagan Teki2019-07-201-1/+48
* ram: rk3399: Add tsel control clock driveJagan Teki2019-07-201-2/+14
* ram: sdram: Configure lpddr4 tsel rd, wr based on IO settingsJagan Teki2019-07-201-6/+36
* ram: rk3399: Add IO settingsJagan Teki2019-07-201-0/+104
* ram: rk3399: Don't disable dfi dram clk for lpddr4, rank 1Jagan Teki2019-07-201-2/+12
* ram: rk3399: Configure tsel write ca for lpddr4Jagan Teki2019-07-201-3/+12
* ram: rk3399: Map chipselect for lpddr4Jagan Teki2019-07-201-0/+10
* ram: rk3399: Configure PHY RX_CM_INPUT for lpddr4Jagan Teki2019-07-201-0/+22
* ram: rk3399: Configure SLEWP_EN, SLEWN_EN for lpddr4Jagan Teki2019-07-201-0/+21
* ram: rk3399: Configure BOOSTP_EN, BOOSTN_EN for lpddr4Jagan Teki2019-07-201-0/+24
* ram: rk3399: Configure PHY_898, PHY_919 for lpddr4Jagan Teki2019-07-201-0/+5
* ram: rk3399: Avoid two channel ZQ Cal Start at the same timeJagan Teki2019-07-201-0/+14
* ram: rk3399: Don't wait for PLL lock in lpddr4Jagan Teki2019-07-201-10/+16
* ram: rk3399: Move mode_sel assignmentJagan Teki2019-07-201-9/+3
* ram: rk3399: Add lpddr4 rank mask for wdql trainingJagan Teki2019-07-201-1/+4
* ram: rk3399: Add lpddr4 rank mask for ca trainingJagan Teki2019-07-201-1/+4
* ram: rockchip: Kconfig: Add RK3399 LPDDR4 entryJagan Teki2019-07-201-0/+7
* ram: rk3399: Configure phy IO in ds odtJagan Teki2019-07-201-165/+162
* ram: rk3399: Add DdrModeJagan Teki2019-07-201-1/+1
* ram: rk3399: Add ddrtimingC0Jagan Teki2019-07-201-1/+1
* ram: rk3399: Add ddr version enc macroJagan Teki2019-07-201-0/+1
* ram: rk3399: Introduce sys_reg3 for more capacity infoJagan Teki2019-07-201-2/+7
* ram: rk3399: Rename sys_reg with sys_reg2Jagan Teki2019-07-201-13/+13
* ram: rk3399: Simply existing dram enc macroJagan Teki2019-07-201-19/+11
* ram: rk3399: Enable sdram debug functionsJagan Teki2019-07-201-0/+5
* ram: rk3399: Add rank detection supportJagan Teki2019-07-201-22/+100
* ram: rk3399: Compute stride for 1 channel aJagan Teki2019-07-191-0/+4
View Lorry Controller Status