summaryrefslogtreecommitdiff
path: root/include/dt-bindings
Commit message (Collapse)AuthorAgeFilesLines
* clk: mediatek: add driver for MT7622Sam Shih2020-01-161-0/+271
| | | | | | | This patch add clock driver for MediaTek MT7622 SoC. Signed-off-by: Ryder Lee <ryder.lee@mediatek.com> Signed-off-by: Sam Shih <sam.shih@mediatek.com>
* clk: mediatek: add driver support for MT8512mingming lee2020-01-161-0/+197
| | | | | | | Add clock driver for MediaTek MT8512 SoC, include topckgen, apmixedsys and infracfg support. Signed-off-by: mingming lee <mingming.lee@mediatek.com>
* ram: add SDRAM driver for i.MXRT SoCsGiulio Benetti2020-01-141-0/+100
| | | | | | Add SDRAM driver for i.MXRT SoCs. Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com>
* ARM: dts: imxrt1050: add dtsi fileGiulio Benetti2020-01-141-0/+993
| | | | | | Add dtsi file for i.MXRT1050. Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com>
* clk: imx: add i.IMXRT1050 clk driverGiulio Benetti2020-01-141-0/+65
| | | | | | Add i.MXRT1050 clk driver support. Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com>
* Merge tag 'u-boot-imx-20200108' of ↵Tom Rini2020-01-081-0/+300
|\ | | | | | | | | | | | | | | | | | | | | | | https://gitlab.denx.de/u-boot/custodians/u-boot-imx --------------------------------------------------------------------- Add i.MX8MP SoC and EVK board Update README for i.MX8MN EVK and fix mmc env Add pca9450 driver -------------------------------------------------------------------- Travis: https://travis-ci.org/sbabic/u-boot-imx/builds/634211885
| * dt-bindings: clock: add i.MX8MP clock headerPeng Fan2020-01-081-0/+300
| | | | | | | | | | | | Add i.MX8MP clock header Signed-off-by: Peng Fan <peng.fan@nxp.com>
* | Merge branch 'master' of git://git.denx.de/u-boot-socfpgaTom Rini2020-01-081-0/+71
|\ \ | |/ |/|
| * clk: agilex: Add clock driver for AgilexLey Foon Tan2020-01-071-0/+71
| | | | | | | | | | | | | | | | | | | | | | Add clock manager driver for Agilex. Provides clock initialization and get_rate functions. agilex-clock.h is from Linux commit ID cd2e1ad12247. Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com> Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
* | dt-bindings: add imx-audmux macro definitionsBaruch Siach2020-01-071-0/+64
|/ | | | | | | | | | | Import fsl-imx-audmux.h from Linux as of v5.4-rc6. The header is unchanged since v4.18. That would make it easier to import DT files that depend on imx-audmux definitions from the kernel tree. Signed-off-by: Baruch Siach <baruch@tkos.co.il> Reviewed-by: Fabio Estevam <festevam@gmail.com>
* dt-bindings: phy: dp83867: Add documentation for disabling clock outputGrygorii Strashko2019-12-091-1/+2
| | | | | | | | | | | | | | | | | | | Based on commit 980066e6d964 ("dt-bindings: phy: dp83867: Add documentation for disabling clock output") of mainline linux kernel. The clock output is generally only used for testing and development and not used to daisy-chain PHYs. It's just a source of RF noise afterward. Add a mux value for "off". I've added it as another enumeration to the output property. In the actual PHY, the mux and the output enable are independently controllable. However, it doesn't seem useful to be able to describe the mux setting when the output is disabled. Document that PHY's default setting will be left as is if the property is omitted. Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com> Acked-by: Joe Hershberger <joe.hershberger@ni.com>
* clk: mediatek: add driver for MT8518mingming lee2019-12-031-0/+249
| | | | | | Add clock driver for MediaTek MT8518 SoC. Signed-off-by: mingming lee <mingming.lee@mediatek.com>
* ARM: dts: stm32: DT alignment with kernel v5.4-rc4Patrick Delaunay2019-11-262-1/+2
| | | | | | | Device tree and binding alignment with kernel v5.4-rc4 Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Reviewed-by: Patrice Chotard <patrice.chotard@st.com>
* ARM: dts: stm32: DT alignment with kernel v5.3Patrick Delaunay2019-11-262-3/+10
| | | | | | | | Device tree and binding alignment with kernel v5.3 and converted to SPDX. Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Reviewed-by: Patrice Chotard <patrice.chotard@st.com>
* rockchip: clk: Add clk driver for rk3308Finley Xiao2019-11-171-0/+387
| | | | | | | | | | | Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
* rockchip: clk: add px30 clock driverKever Yang2019-11-171-0/+389
| | | | | | | | | The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
* rockchip: add core px30 headersHeiko Stuebner2019-11-172-0/+43
| | | | | | | | Add headers needed by the upcoming px30 support, including two new dt-binding headers taken from the Linux kernel. Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
* imx: add dtsi for i.MX8MNPeng Fan2019-11-051-0/+215
| | | | | | Add dtsi for i.MX8MN Signed-off-by: Peng Fan <peng.fan@nxp.com>
* Merge tag 'u-boot-imx-20191104' of ↵WIP/04Nov2019Tom Rini2019-11-042-388/+271
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | https://gitlab.denx.de/u-boot/custodians/u-boot-imx u-boot-imx-20191104 ------------------- - i.MX NAND: nandbcb support for MX6UL / i.MX7 - i.MX8: support for HAB - Convert to DM (opos6ul, mccmon6) - Toradex i.MX6ull colibri - sync DTS with kernel Travis : https://travis-ci.org/sbabic/u-boot-imx/builds/606853416
| * dt-bindings: import usb pdPeng Fan2019-11-031-0/+88
| | | | | | | | | | | | | | Import usb pd bindings from Linux 5.4.0-rc1. This file will be included by imx8mm-evk.dts. Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * imx: update i.MX8MQ device treesPatrick Wildt2019-11-031-388/+183
| | | | | | | | | | | | | | | | | | | | | | | | | | | | This updates the i.MX8MQ device trees and, necessarily, also the i.MX8MQ clock bindings. These are taken verbatim from from the Linux kernel version v5.4-rc2, which three small changes which were already part of the previous device tree: * Keep the PSCI reserved memory range * Keep the alias for ethernet, so that the MAC address can be set * Keep the modified #include for the IOMUXC pins Signed-off-by: Patrick Wildt <patrick@blueri.se> Acked-by: Peng Fan <peng.fan@nxp.com>
* | ARC: HSDK: introduce reset driverEugeniy Paltsev2019-11-011-0/+17
|/ | | | | | | Introduce reset driver for Synopsys ARC HSDK SoC Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
* Merge tag 'mips-pull-2019-10-25' of git://git.denx.de/u-boot-mipsWIP/25Oct2019Tom Rini2019-10-255-3/+76
|\ | | | | | | | | | | | | | | | | - bmips: add BCRM NAND support for BCM6368, BCM6328, BCM6362 and BCM63268 SoCs - bmips: various small fixes - mtmips: add new drivers for clock, reset-controller and pinctrl - mtmips: add support for high speed UART - mtmips: update/enhance drivers for SPI and ethernet - mtmips: add support for MMC
| * reset: add reset controller driver for MediaTek MIPS platformWeijie Gao2019-10-251-0/+36
| | | | | | | | | | | | | | This patch adds reset controller driver for MediaTek MIPS platform and header file for mt7628. Signed-off-by: Weijie Gao <weijie.gao@mediatek.com>
| * clk: add clock driver for MediaTek MT76x8 platformWeijie Gao2019-10-251-0/+37
| | | | | | | | | | | | | | | | This patch adds a clock driver for MediaTek MT7628/7688 SoC. It provides clock gate control as well as getting clock frequency for CPU/SYS/XTAL and some peripherals. Signed-off-by: Weijie Gao <weijie.gao@mediatek.com>
| * bmips: correct name charactersÁlvaro Fernández Rojas2019-10-253-3/+3
| | | | | | | | Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
* | dt-bindings: arm64: zynqmp: Add power and reset headersMichal Simek2019-10-242-0/+169
| | | | | | | | | | | | Add power and reset headers to be sources by ZynqMP dtses. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
* | dt-bindings: clock: zynqmp: Add clk headerRajan Vaja2019-10-241-0/+126
|/ | | | | | | | Add dt clock header which can be included by dtses. And also use zynqmp-clk compatible string. Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
* ARM: dts: Import SEI610 DT from Linux 5.4-rc2Neil Armstrong2019-10-181-0/+18
| | | | | | | | Import the Amlogic SM1 DT and the SEI610 board DT from [1] [1] da0c9ea146cb ("Linux 5.4-rc2") Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
* arm: dts: Import and update DT for Khadas VIM3Andreas Färber2019-10-183-0/+57
| | | | | | | | | | In Linux meson-g12-common.dtsi was introduced as well as new g12b nodes and headers, as dependencies of new meson-g12b-a311d-khadas-vim3.dts. Copied from da0c9ea146cb ("Linux 5.4-rc2") Signed-off-by: Andreas Färber <afaerber@suse.de> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
* arm: dts: split mtk-reset.h into per-chip headerRyder Lee2019-10-112-3/+37
| | | | | | | | This follows the linux header rules to avoid conflict bitfields. Tested-by: Frank Wunderlich <frank-w@public-files.de> Signed-off-by: Ryder Lee <ryder.lee@mediatek.com> Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
* imx: imx8mm: add clock bindings headerPeng Fan2019-10-081-0/+253
| | | | | | Import clock bindings header file from Linux 5.3.0-rc2 Signed-off-by: Peng Fan <peng.fan@nxp.com>
* imx: add support for i.MX7/i.MX8MQ reset controllerPatrick Wildt2019-10-082-0/+116
| | | | | | | | | | Add support for the reset controller that's used on the i.MX7D and i.MX8MQ. This will be needed to be able to assert the PCIe reset pins. Bindings taken from Linux, driver implementation mostly taken from Linux and adjusted to U-Boot infrastructure. Signed-off-by: Patrick Wildt <patrick@blueri.se> Reviewed-by: Fabio Estevam <festevam@gmail.com>
* imx: add support for i.MX8MQ power domain controllerPatrick Wildt2019-10-081-0/+21
| | | | | | | | | | Add support for the power domain controller that's used on the i.MX8MQ. This will be needed to be able to power on the PCIe controller. Bindings taken from Linux, driver implementation taken from the i.MX8 power domain controller and adjusted for the i.MX8M SoC. Signed-off-by: Patrick Wildt <patrick@blueri.se>
* arm: dts: sync dts for i.MX6ULPeng Fan2019-10-081-21/+29
| | | | | | | | | Sync kernel dts for i.MX6UL from commit <0a8ad0ffa4d8> ("Merge tag 'for-linus-5.3-ofs1' of git://git.kernel.org/pub/scm/linux/kernel/git/hubcap/linux") Signed-off-by: Peng Fan <peng.fan@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> Reviewed-by: Fabio Estevam <festevam@gmail.com>
* Merge branch '2019-08-11-ti-imports'Tom Rini2019-08-121-0/+13
|\ | | | | | | | | | | | | - More DaVinci updates and fixes - PCIe support on am65x - Watchdog converted to DM - Assorted other bugfixes
| * arm: dts: k3-am65: add support for PCIe and SERDESSekhar Nori2019-08-121-0/+13
| | | | | | | | | | | | | | | | Add needed device-tree nodes to support PCIe 0 and SERDES on AM65x SoC. The nodes are kept disabled by default. Signed-off-by: Sekhar Nori <nsekhar@ti.com>
* | arm: dts: Import HI3660 devicetree from LinuxManivannan Sadhasivam2019-08-111-0/+214
|/ | | | | | This commit imports HI3660 SoC devicetree from Linux Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
* ARM: dts: renesas: Add R8A77980 V3H DTs and headersMarek Vasut2019-08-092-0/+94
| | | | | | | Import R8A77980 V3H DTs and headers from Linux 5.2.7 , commit 5697a9d3d55f. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
* ARM: dts: add hifsys reset for MediaTek SoCsRyder Lee2019-08-071-0/+9
| | | | | | | This adds missing hifsys reset parts in header files. Tested-by: Frank Wunderlich <frank-w@public-files.de> Signed-off-by: Ryder Lee <ryder.lee@mediatek.com>
* Merge tag 'u-boot-amlogic-20190731' of ↵WIP/31Jul2019Tom Rini2019-07-314-22/+31
|\ | | | | | | | | | | | | | | | | https://gitlab.denx.de/u-boot/custodians/u-boot-amlogic - sync Amlogic G12A DT with linux 5.3-rc1 - add support for 4GiB DRAM memory - add support for Amlogic G12B based Odroid-N2 - small duplicate logic fix for gxbb clock driver
| * ARM: dts: add support for Odroid-N2Neil Armstrong2019-07-311-0/+13
| | | | | | | | | | | | | | | | Import HardKernel Odroid-N2 DT from Linux 5.3-rc1, commit 5f9e832c1370 ("Linus 5.3-rc1") based on an Amlogic G12B S922X SoC. Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Tested-by: Mark Kettenis <kettenis@openbsd.org>
| * ARM: dts: Sync Amlogic G12A with Linux 5.3-rc1Neil Armstrong2019-07-313-22/+18
| | | | | | | | | | | | | | | | | | | | | | Sync the Amlogic Meson G12A DT and Bindings file with the Linux 5.3-rc1 from the commit 5f9e832c1370 ("Linus 5.3-rc1"). Also remove the meson-g12a-u-boot.dtsi and meson-g12a-u200-u-boot.dtsi, now conflicting with the main DT content. Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Tested-by: Mark Kettenis <kettenis@openbsd.org>
* | Merge branch 'master' of git://git.denx.de/u-boot-shTom Rini2019-07-302-5/+3
|\ \ | |/ |/|
| * dt-bindings: Synchronize R-Car Gen3 headers with Linux 5.2Eugeniu Rosca2019-07-232-5/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Backport and squash below Linux v5.2 commits: Commit id * Summary line da3e1c57caf93e [1] soc: renesas: r8a77970-sysc: Remove non-existent CR7 power domain b5eb730e031aca [1] soc: renesas: r8a77970-sysc: Correct names of A2DP/A2CN power domains 3961d355dfb512 dt-bindings: power: r8a77965: Remove non-existent A3IR power domain (*) Patch id mismatch between Linux and U-Boot commit [1] Dropped changes in drivers/soc/renesas/r8a77970-sysc.c, since the file doesn't exist in U-Boot. Signed-off-by: Eugeniu Rosca <erosca@de.adit-jv.com>
* | dt-bindings: pinctrl: k3: Introduce pinmux definitions for J721ELokesh Vutla2019-07-261-0/+3
| | | | | | | | | | | | | | | | | | Add pinctrl macros for J721E SoC. These macro definitions are similar to that of AM6, but adding new definitions to avoid any naming confusions in the soc dts files. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Signed-off-by: Andreas Dannenberg <dannenberg@ti.com>
* | dt-bindings: ti_sci_pm_domains: Add support for exclusive and shared accessLokesh Vutla2019-07-261-0/+9
| | | | | | | | | | | | | | | | | | | | | | TISCI protocol supports for enabling the device either with exclusive permissions for the requesting host or with sharing across the hosts. There are certain devices which are exclusive to Linux context and there are certain devices that are shared across different host contexts. So add support for getting this information from DT by increasing the power-domain cells to 2. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
* | clk: sifive: Sync-up DT bindings header with upstream LinuxAnup Patel2019-07-192-29/+18
|/ | | | | | | | The location and license header of DT bindings header for SiFive clock driver has changed in upstream Linux hence this patch. Signed-off-by: Anup Patel <anup.patel@wdc.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
* dt-bindings: pinctrl: stm32: add new entry for package informationPatrick Delaunay2019-07-121-0/+6
| | | | | | | | | | | | | Add "st,package" entry. Possibles values are: -STM32MP_PKG_AA for LFBGA448 (18*18) package -STM32MP_PKG_AB for LFBGA354 (16*16) package -STM32MP_PKG_AC for TFBGA361 (12*12) package -STM32MP_PKG_AD for TFBGA257 (10*10) package see Linux commit 966d9b928f626a54a0c27c0fdae1e3dfe9bab416 for v5.2-rc1 Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
* fdt: update bcm283x device tree sources to Linux 5.1-rc6 stateHeinrich Schuchardt2019-06-125-25/+52
| | | | | | | | | | | | | Updating the bcm283x device tree sources adds the device trees for - Raspberry Pi 3 Model A+ - Raspberry Pi 3 Model B+ - Raspberry Pi Compute Module IO board rev1 - Raspberry Pi Compute Module 3 IO board V3.0 - Raspberry Pi Zero Signed-off-by: Heinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by: Matthias Brugger <mbrugger@suse.com>
View Lorry Controller Status