1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
; $Id$
;; @file
; IPRT - No-CRT rint - AMD64 & X86.
;
;
; Copyright (C) 2022 Oracle and/or its affiliates.
;
; This file is part of VirtualBox base platform packages, as
; available from https://www.virtualbox.org.
;
; This program is free software; you can redistribute it and/or
; modify it under the terms of the GNU General Public License
; as published by the Free Software Foundation, in version 3 of the
; License.
;
; This program is distributed in the hope that it will be useful, but
; WITHOUT ANY WARRANTY; without even the implied warranty of
; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
; General Public License for more details.
;
; You should have received a copy of the GNU General Public License
; along with this program; if not, see <https://www.gnu.org/licenses>.
;
; The contents of this file may alternatively be used under the terms
; of the Common Development and Distribution License Version 1.0
; (CDDL), a copy of it is provided in the "COPYING.CDDL" file included
; in the VirtualBox distribution, in which case the provisions of the
; CDDL are applicable instead of those of the GPL.
;
; You may elect to license modified versions of this file under the
; terms and conditions of either the GPL or the CDDL or both.
;
; SPDX-License-Identifier: GPL-3.0-only OR CDDL-1.0
;
%define RT_ASM_WITH_SEH64
%include "iprt/asmdefs.mac"
%include "iprt/x86.mac"
BEGINCODE
;;
; Round to integer value according to current rounding mode.
;
; ASSUME FCW and MXCSR are in sync for AMD64.
;
; @returns st(0) / xmm0
; @param rd [rbp + 08h] / xmm0
RT_NOCRT_BEGINPROC rint
push xBP
SEH64_PUSH_xBP
mov xBP, xSP
SEH64_SET_FRAME_xBP 0
%ifdef RT_ARCH_AMD64
sub xSP, 10h
SEH64_ALLOCATE_STACK 10h
%endif
SEH64_END_PROLOGUE
;
; Load the value into st(0). This messes up SNaN values.
;
%ifdef RT_ARCH_AMD64
movsd qword [xSP], xmm0
fld qword [xSP]
%else
fld qword [xBP + xCB*2]
%endif
;
; Return immediately if NaN or infinity.
;
fxam
fstsw ax
test ax, X86_FSW_C0 ; C0 is set for NaN, Infinity and Empty register. The latter is not the case.
jz .input_ok
%ifdef RT_ARCH_AMD64
ffreep st0 ; return the xmm0 register value unchanged, as FLD changes SNaN to QNaN.
%endif
jmp .return
.input_ok:
;
; Do the job and return.
;
frndint
%ifdef RT_ARCH_AMD64
fstp qword [xSP]
movsd xmm0, qword [xSP]
%endif
.return:
leave
ret
ENDPROC RT_NOCRT(rint)
|
