summaryrefslogtreecommitdiff
path: root/arch/arm/dts/rk3566-cm3-io.dts
diff options
context:
space:
mode:
authorRouven Czerwinski <rouven@czerwinskis.de>2023-03-30 18:11:01 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2023-04-05 08:49:07 +0200
commit7bf493b1a646e1ee2e88cc7d41b462a6714eafee (patch)
treecc74fa4afb2b621c66c2036edf49607c6ebd7fc6 /arch/arm/dts/rk3566-cm3-io.dts
parentdad8498490d40594d0c8d4566057406bf2d9963a (diff)
downloadbarebox-7bf493b1a646e1ee2e88cc7d41b462a6714eafee.tar.gz
arm: rockchip: add support for CM3 on IO board
Working: - RKBIN DDR training (rk3566_ddr_1056MHz_v1.13.bin) - RKBIN TF-A (v1.34) from RKBIN - Environment storage - DHCP, ping and link detection Signed-off-by: Rouven Czerwinski <rouven@czerwinskis.de> Link: https://lore.barebox.org/20230330161101.58529-1-r.czerwinski@pengutronix.de Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/dts/rk3566-cm3-io.dts')
-rw-r--r--arch/arm/dts/rk3566-cm3-io.dts50
1 files changed, 50 insertions, 0 deletions
diff --git a/arch/arm/dts/rk3566-cm3-io.dts b/arch/arm/dts/rk3566-cm3-io.dts
new file mode 100644
index 0000000000..39cef5e797
--- /dev/null
+++ b/arch/arm/dts/rk3566-cm3-io.dts
@@ -0,0 +1,50 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+/dts-v1/;
+
+#include <arm64/rockchip/rk3566-radxa-cm3-io.dts>
+#include "rk356x.dtsi"
+
+/ {
+ chosen: chosen {
+ environment-sd {
+ compatible = "barebox,environment";
+ device-path = &environment_sd;
+ status = "disabled";
+ };
+
+ environment-emmc {
+ compatible = "barebox,environment";
+ device-path = &environment_emmc;
+ status = "disabled";
+ };
+ };
+};
+
+&sdhci {
+ no-sd;
+
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ environment_emmc: partition@408000 {
+ label = "barebox-environment";
+ reg = <0x0 0x408000 0x0 0x8000>;
+ };
+ };
+};
+
+&sdmmc0 {
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ environment_sd: partition@408000 {
+ label = "barebox-environment";
+ reg = <0x0 0x408000 0x0 0x8000>;
+ };
+ };
+};