blob: 4ee90b1bb0c7be4c4545aeac9b4c8bf412daaf97 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
/*
* Copyright (C) 2012 Altera Corporation <www.altera.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <common.h>
#include <io.h>
#include <init.h>
#include <restart.h>
#include <mach/cyclone5-regs.h>
#include <mach/cyclone5-reset-manager.h>
/* Write the reset manager register to cause reset */
static void __noreturn socfpga_restart_soc(struct restart_handler *rst)
{
/* request a warm reset */
writel((1 << RSTMGR_CTRL_SWWARMRSTREQ_LSB),
CYCLONE5_RSTMGR_ADDRESS + RESET_MGR_CTRL_OFS);
/*
* infinite loop here as watchdog will trigger and reset
* the processor
*/
hang();
}
static int restart_register_feature(void)
{
restart_handler_register_fn("soc", socfpga_restart_soc);
return 0;
}
coredevice_initcall(restart_register_feature);
|