summaryrefslogtreecommitdiff
path: root/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/bfin/c_dsp32alu_aa_negneg.s')
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_aa_negneg.s35
1 files changed, 35 insertions, 0 deletions
diff --git a/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s b/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s
new file mode 100644
index 00000000000..4d6f4bf8e0a
--- /dev/null
+++ b/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s
@@ -0,0 +1,35 @@
+//Original:/testcases/core/c_dsp32alu_aa_negneg/c_dsp32alu_aa_negneg.dsp
+// Spec Reference: dsp32alu a1, a0 = neg / neg a1, a0
+# mach: bfin
+
+.include "testutils.inc"
+ start
+
+
+
+
+
+imm32 r0, 0xa5678911;
+imm32 r1, 0x2789ab1d;
+imm32 r2, 0x3b44b515;
+imm32 r3, 0x46667717;
+imm32 r4, 0x5567891b;
+imm32 r5, 0x6789ab1d;
+imm32 r6, 0x74445515;
+imm32 r7, 0x86667777;
+A0 = R0;
+A1 = R1;
+
+A1 = - A1, A0 = - A0;
+R2 = A0.w;
+R3 = A1.w;
+A1 = - A1, A0 = - A0;
+R4 = A0.w;
+R5 = A1.w;
+CHECKREG r2, 0x5A9876EF;
+CHECKREG r3, 0xD87654E3;
+CHECKREG r4, 0xA5678911;
+CHECKREG r5, 0x2789AB1D;
+
+
+pass