summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Add a README to libsframe to tryusers/mark/try-libsframe-readmeMark Wielaard2022-12-231-0/+1
* sim: m32r: move arch-specific settings to internal headerMike Frysinger2022-12-237-22/+33
* sim: bfin: move arch-specific settings to internal headerMike Frysinger2022-12-237-37/+39
* sim: m68hc11: move arch-specific settings to internal headerMike Frysinger2022-12-2313-544/+583
* sim: sh: move arch-specific settings to internal headerMike Frysinger2022-12-233-96/+120
* sim: mcore: move arch-specific settings to internal headerMike Frysinger2022-12-233-40/+66
* sim: h8300: move arch-specific settings to internal headerMike Frysinger2022-12-233-147/+155
* sim: pru: move arch-specific settings to internal headerMike Frysinger2022-12-232-58/+56
* sim: mn10300: standardize the arch-specific settings a littleMike Frysinger2022-12-234-43/+27
* sim: microblaze: move arch-specific settings to internal headerMike Frysinger2022-12-233-24/+47
* sim: example-synacor: move arch-specific settings to internal headerMike Frysinger2022-12-234-14/+42
* sim: moxie: move arch-specific settings to internal headerMike Frysinger2022-12-233-11/+36
* sim: riscv: move arch-specific settings to internal headerMike Frysinger2022-12-235-55/+83
* sim: v850: standardize the arch-specific settings a littleMike Frysinger2022-12-236-725/+733
* sim: msp430: move arch-specific settings to internal headerMike Frysinger2022-12-233-8/+4
* sim: ft32: move arch-specific settings to internal headerMike Frysinger2022-12-232-2/+2
* sim: d10v: move arch-specific settings to internal headerMike Frysinger2022-12-236-4/+14
* sim: cr16: move arch-specific settings to internal headerMike Frysinger2022-12-235-3/+7
* sim: arm: move arch-specific settings to internal headerMike Frysinger2022-12-235-5/+35
* sim: aarch64: move arch-specific settings to internal headerMike Frysinger2022-12-236-35/+66
* sim: avr: move arch-specific settings to internal headerMike Frysinger2022-12-233-18/+42
* Fix illegal memory access parsing corrupt DWARF information.Nick Clifton2022-12-232-1/+8
* Fix MinGW build using mingw.org's MinGWEli Zaretskii2022-12-231-1/+5
* ld: Write linker symbols in PDBMark Harmstone2022-12-233-34/+327
* ld: Copy other symbols into PDB fileMark Harmstone2022-12-235-0/+1076
* ld: Write globals stream in PDBMark Harmstone2022-12-239-40/+2230
* ld: Parse LF_UDT_SRC_LINE records when creating PDB fileMark Harmstone2022-12-238-10/+459
* ld: Write types into IPI stream of PDBMark Harmstone2022-12-238-18/+699
* ld: Write types into TPI stream of PDBMark Harmstone2022-12-238-22/+2270
* ld: Write DEBUG_S_LINES entries in PDB fileMark Harmstone2022-12-235-6/+204
* ld: Fix segfault in populate_publics_streamMark Harmstone2022-12-231-0/+3
* ld: Write DEBUG_S_FILECHKSMS entries in PDBsMark Harmstone2022-12-238-12/+709
* ld: Generate PDB string tableMark Harmstone2022-12-236-6/+472
* pdb build fixesAlan Modra2022-12-235-101/+156
* sim: lm32/m32r: drop redundant opcode/cgen.h includeMike Frysinger2022-12-232-2/+0
* sim: ppc: drop unused types from sim-main.hMike Frysinger2022-12-231-7/+0
* sim: cgen: move symcat.h include to where it's usedMike Frysinger2022-12-2310-5/+9
* sim: cgen: move cgen-types.h include to cgen-defs.hMike Frysinger2022-12-238-7/+2
* Revert "sim: mn10300: drop unused sim-main.c"Mike Frysinger2022-12-231-0/+9
* sim: mn10300: drop unused sim-main.cMike Frysinger2022-12-221-4/+0
* sim: endian: move bfd.h from header to sourceMike Frysinger2022-12-222-2/+2
* sim: move bfd.h include out of sim-main.hMike Frysinger2022-12-2220-13/+16
* sim: mcore: replace custom "word" type with int32_tMike Frysinger2022-12-222-33/+30
* sim: moxie: replace custom "word" type with int32_tMike Frysinger2022-12-221-13/+11
* sim: cr16/d10v/mcore/moxie: clean up unused word & uword typesMike Frysinger2022-12-224-10/+0
* sim: mips: trim redundant igen settingsMike Frysinger2022-12-222-18/+0
* sim: mips: merge mips64* with existing multi-run buildMike Frysinger2022-12-222-10/+4
* sim: mips: merge mips64vr5000 with existing multi-run buildMike Frysinger2022-12-222-8/+2
* RISC-V: Relax the order checking for the architecture stringNelson Chu2022-12-238-149/+83
* sim: drop unused SIM_ADDR type [PR sim/7504]Mike Frysinger2022-12-221-6/+0