summaryrefslogtreecommitdiff
path: root/sim/mips
Commit message (Expand)AuthorAgeFilesLines
...
* sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger2022-11-021-4/+4
* sim: reg: constify store helperMike Frysinger2022-10-311-2/+2
* sim: common: change sim_read & sim_write to use void* buffersMike Frysinger2022-10-311-15/+15
* sim: mips/ppc/riscv: re-add AC_CANONICAL_SYSTEM [PR sim/29439]Mike Frysinger2022-10-232-0/+162
* sim: remove use of PTRAlan Modra2022-05-131-2/+2
* sim: gdbinit: hoist setup to common codeMike Frysinger2022-02-211-9/+0
* sim: mips: Add simulator support for mips32r6/mips64r6Faraz Shahbazker2022-02-0411-70/+2147
* sim: Allow toggling of quiet NaN-bit semanticsFaraz Shahbazker2022-02-043-3/+7
* sim: mips: migrate to standard uintXX_t typesMike Frysinger2022-01-0617-1083/+1083
* sim: mips: clean up bad style/whitespaceMike Frysinger2022-01-0123-345/+345
* Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2022-01-0121-21/+21
* sim: mips/or1k: drop redundant arg to bitsize macroMike Frysinger2021-12-162-4/+2
* sim: drop unused gentmap & nltvals.def logicMike Frysinger2021-11-281-1/+1
* sim: mips: avoid _ namespaceMike Frysinger2021-11-251-3/+3
* sim: split program path out of argv vectorMike Frysinger2021-11-151-5/+1
* sim: mips: use sim_fpu_to{32,64}u to fix build warningsTiezhu Yang2021-11-062-7/+4
* sim: mips: fix missing prototype in multi-run generationMike Frysinger2021-11-032-0/+4
* sim: mips: reduce -Wno-error scopeMike Frysinger2021-11-012-8/+8
* sim: igen: tighten up build outputMike Frysinger2021-10-311-9/+9
* sim: silence stamp touch rulesMike Frysinger2021-10-311-6/+6
* sim: standardize move-if-change rulesMike Frysinger2021-10-311-103/+71
* sim: mips/v850: remove redundant variable setupMike Frysinger2021-10-311-5/+0
* sim: mips: delete unused PSIZE defineMike Frysinger2021-09-091-2/+0
* sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger2021-08-171-0/+0
* sim: unify reserved instruction bits settingsMike Frysinger2021-07-014-27/+6
* sim: unify scache settingsMike Frysinger2021-06-301-2/+0
* sim: move default model to the runtime sim stateMike Frysinger2021-06-302-2/+4
* sim: drop configure scripts for simple portsMike Frysinger2021-06-222-0/+11
* sim: unify hardware settingsMike Frysinger2021-06-213-49/+5
* sim: hw: rework configure option & device selectionMike Frysinger2021-06-214-43/+31
* sim: delete SIM_AC_COMMON macroMike Frysinger2021-06-204-5/+5
* sim: unify general maintainer settingsMike Frysinger2021-06-202-124/+0
* sim: move sim-inline to the common codeMike Frysinger2021-06-203-36/+5
* sim: unify gettext/intl probing logicMike Frysinger2021-06-192-85/+0
* sim: unify toolchain dependency logicMike Frysinger2021-06-192-1109/+1
* sim: unify toolchain probing logicMike Frysinger2021-06-192-1360/+26
* sim: unify bfd library dependency testing logicMike Frysinger2021-06-193-7691/+6
* sim: mips: drop unused AC_PATH_X callMike Frysinger2021-06-193-210/+8
* sim: unify various library testing logicMike Frysinger2021-06-193-189/+7
* sim: unify -Werror build settingsMike Frysinger2021-06-183-112/+6
* sim: move -Werror disabling to MakefileMike Frysinger2021-06-184-106/+115
* sim: split sim-signal.h include outMike Frysinger2021-06-182-0/+5
* sim: overhaul & unify endian settings managementMike Frysinger2021-06-174-92/+7
* sim: mips: add printf attribute to trace funcMike Frysinger2021-06-163-2/+7
* sim: mips: rework dynamic printf logic to avoid compiler warningsMike Frysinger2021-06-162-8/+38
* sim: mips: tweak buffer signMike Frysinger2021-06-162-1/+6
* sim: mips: fix uninitialized register useMike Frysinger2021-06-162-1/+6
* sim: drop obsolete AC_EXEEXT callMike Frysinger2021-06-162-2/+4
* sim: mips: fix format warnings when setting up memoryMike Frysinger2021-06-162-18/+22
* sim: drop arch-specific config.hMike Frysinger2021-06-163-280/+47
View Lorry Controller Status