summaryrefslogtreecommitdiff
path: root/sim
Commit message (Expand)AuthorAgeFilesLines
* Add 128 bit transfers to sim core.Andrew Cagney1997-10-277-66/+180
* * sim/mips/gencode.c (build_instruction): Follow sim_write's lead in usingGavin Romig-Koch1997-10-252-1/+7
* Correct name of file given in ChangeLog for change: Pass lma_p andAndrew Cagney1997-10-253-3/+3
* Add basic igen configuration to autoconf. Disable.Andrew Cagney1997-10-244-18/+244
* Add function to fetch 32bit instructionsAndrew Cagney1997-10-244-119/+154
* Checkpoint IGEN version of mips simAndrew Cagney1997-10-241-152/+157
* Add function sim_events_slip()Andrew Cagney1997-10-242-16/+56
* Address MSC compiler issues in d10v_sim.hAndrew Cagney1997-10-241-0/+8
* Add LMA_P and DO_WRITE arguments to sim/common/sim-load.c:sim_load_file().Andrew Cagney1997-10-229-9/+102
* * nrun.c (main): Exit if bfd_openr fails.Doug Evans1997-10-221-0/+1
* * nrun.c (main): Remove useless test of name != NULL.Doug Evans1997-10-222-3/+20
* * simops.c: Correctly handle register restores for "ret" and "retf"Jeff Law1997-10-212-66/+71
* Use SIM*_OVERFLOW_RESULT defined in sim-alu.hAndrew Cagney1997-10-212-2/+7
* Pacify GCC -WallAndrew Cagney1997-10-211-0/+6
* Output pc profile statistics once gathered.Andrew Cagney1997-10-212-9/+5
* Delete profile support from MIPS simulator, use sim/common/sim-profileAndrew Cagney1997-10-215-225/+46
* Have single bit macros return an unsigned result. Avoids risk (andAndrew Cagney1997-10-202-16/+33
* Make mips registers of type unsigned_word.Andrew Cagney1997-10-203-3/+14
* Add 8 bit arithmetic to sim-alu.Andrew Cagney1997-10-203-2/+15
* Preliminary tests for sim-alu module.Andrew Cagney1997-10-173-0/+189
* Move register definitions and macros out of interp.c and into sim-main.hAndrew Cagney1997-10-164-274/+362
* Checkpoint IGEN version of MIPS simulator.Andrew Cagney1997-10-161-248/+218
* Rename generated file engine.c to oengine.c.Andrew Cagney1997-10-163-6/+13
* * gencode.c (build_instruction): Use FPR_STATE not fpr_state.Andrew Cagney1997-10-162-6/+10
* * gencode.c (build_instruction): For "FPSQRT", output correct numberAndrew Cagney1997-10-162-1/+8
* * gen-semantics.c (print_semantic_body): Use CIA not cia.ip. EscapeAndrew Cagney1997-10-161-0/+6
* Sanitize additional files.Andrew Cagney1997-10-151-0/+3
* Enable d10v simulator testsuite - two tests: Hello World and exit47.Andrew Cagney1997-10-154-0/+1072
* Handle core regions which start at a poorly aligned address.Andrew Cagney1997-10-143-27/+51
* * sim-alu.h (ALU64_HAD_OVERFLOW): Define.Andrew Cagney1997-10-143-6/+21
* Checkpoint IGEN version of MIPS simulator.Andrew Cagney1997-10-141-1239/+1196
* Move global MIPS simulator variables into sim_cpu struct.Andrew Cagney1997-10-144-330/+369
* Correct type of address argument for sim_core_{read,write}Andrew Cagney1997-10-142-2/+22
* o Add support for configuring wordsize, fp hardware and targetAndrew Cagney1997-10-148-543/+822
* Output line-ref to original igen source file when generating traceAndrew Cagney1997-10-143-15/+54
* * simops.c (OP_6A01): Change OP_POSTDEC to OP_POSTINC and moveFred Fish1997-10-132-8/+15
* * simops.c (OP_6401): postdecrement on r15 is OK, remove exception.Fred Fish1997-10-111-15/+3
* * simops.c (OP_6401): postdecrement on r15 is OK, remove exception.Fred Fish1997-10-111-0/+9
* Snap. Gets through igen's checks.Andrew Cagney1997-10-091-322/+104
* Add -Wnodiscard option so that warning about discarded instructionsAndrew Cagney1997-10-094-928/+1555
* Build IGEN with the MIPS simulator.Andrew Cagney1997-10-091-0/+1
* MIPS/IGEN checkpoint - doesn't build.Andrew Cagney1997-10-083-0/+10004
* Checkpoint IGEN input file for MIPS simulator.Andrew Cagney1997-10-071-0/+2
* Rewrite simulator floating point module. Do not rely on host FPAndrew Cagney1997-10-034-41/+602
* Fix typo, WITH_TARGET_WORD_BITSIZE not WITH_TARGET_BITSIZE.Andrew Cagney1997-10-026-6/+51
* Add access to hi part of r5900 128 bit registers.Andrew Cagney1997-09-301-0/+13
* * configure: Regenerated.Bob Manson1997-09-291-0/+4
* Do not sanitize out sim/testsuite/common directory.Andrew Cagney1997-09-292-1/+42
* * d10v_sim.h (INC_ADDR): Align MOD_E to increment before testingFred Fish1997-09-271-0/+2
* * interp.c (pc_addr): Discard upper bit(s) of PC in caseFred Fish1997-09-271-0/+9
View Lorry Controller Status