[cgen]

	* intrinsics.scm: Updates to support IVC2.
	(belongs-to-group?): Check IVC2 slots.
	(-slots-attribute): New.
	(targets::attributes): Add SLOTS.
	(target:add-well-known-intrinsics): Add CPMOV.
	(md-insn): Add CPTYPE and CRET?.
	(add-md-insn): Likewise.
	(add-intrinsic-for-isa): Disable the duplicate tests, as IVC2 has
	duplicate insns with different bit patterns.
	(write-cgen-insn?): Add cret? support.
	(intrinsics.h): Add vector types.
	(runtime-op): Add vector support.
	(intrinsic-protos.h): Let GCC define its types.  Add cret? support.

	* cpu/mep-core.cpu: Add CPTYPE and CRET attributes.
	* cpu/mep-ivc2.cpu: Update all insns to include type information.
	(h-cr-ivc2): Default to typeless.
	(h-ccr-ivc2): Fix register width.
	(SLOTS): Fix values and default.
	(ivc2_*): Add control register names.
	(crop, crqp, crpp, croc, crqc, crpc): Default to typeless.

[opcodes]

	* mep-desc.c: Regenerate.
	* mep-desc.h: Regenerate.
	* mep-dis.c: Regenerate.
	* mep-ibld.c: Regenerate.
	* mep-opc.c: Regenerate.

[sid/component/cgen-cpu/mep]

	* ivc2-cop.cxx (ivc2_cphadd_w): Change to return value.
	(ivc2_cpsubaca0u_b): Remove debug line.
	* ivc2-cpu.h (ivc2_cpccadd_b): Change to return value.
	* mep-cop1-16-decode.cxx: Regenerate.
	* mep-cop1-16-sem.cxx: Regenerate.
	* mep-cop1-32-decode.cxx: Regenerate.
	* mep-cop1-32-sem.cxx: Regenerate.
	* mep-cop1-48-decode.cxx: Regenerate.
	* mep-cop1-48-sem.cxx: Regenerate.
	* mep-cop1-64-decode.cxx: Regenerate.
	* mep-cop1-64-sem.cxx: Regenerate.
	* mep-core1-decode.cxx: Regenerate.
	* mep-cpu.h: Regenerate.
	* mep-decode.cxx: Regenerate.
	* mep-desc.h: Regenerate.

1 files changed, 69 insertions, 0 deletions

diff --git a/opcodes/mep-dis.c b/opcodes/mep-dis.c
index 79c7aadf10..2fc7db579d 100644
--- a/opcodes/mep-dis.c
+++ b/opcodes/mep-dis.c
@@ -928,6 +928,75 @@ mep_cgen_print_operand (CGEN_CPU_DESC cd,
     case MEP_OPERAND_IVC_X_6_3 :
       print_normal (cd, info, fields->f_ivc2_3u6, 0, pc, length);
       break;
+    case MEP_OPERAND_IVC2_ACC0_0 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC0_1 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC0_2 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC0_3 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC0_4 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC0_5 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC0_6 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC0_7 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_0 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_1 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_2 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_3 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_4 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_5 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_6 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_ACC1_7 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_CC :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_COFA0 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_COFA1 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_COFR0 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_COFR1 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_CSAR0 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
+    case MEP_OPERAND_IVC2_CSAR1 :
+      print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, 0, 0);
+      break;
     case MEP_OPERAND_IVC2C3CCRN :
       print_keyword (cd, info, & mep_cgen_opval_h_ccr_ivc2, fields->f_ivc2_ccrn_c3, 0|(1<<CGEN_OPERAND_VIRTUAL));
       break;