summaryrefslogtreecommitdiff
path: root/gas/config/tc-i386.c
Commit message (Expand)AuthorAgeFilesLines
* gas/Jan Beulich2013-10-081-14/+8
* Add AMD bdver4 support.sekanath2013-09-301-0/+2
* Add Intel AVX-512 supportH.J. Lu2013-07-261-57/+960
* Support Intel SHAH.J. Lu2013-07-251-0/+2
* Support Intel MPXH.J. Lu2013-07-241-0/+52
* Don't align text/data/bss sections for ELFH.J. Lu2013-05-311-9/+0
* Rewrote i386_index_checkH.J. Lu2013-03-071-121/+106
* Replace have_hle with hle_prefixH.J. Lu2013-02-281-14/+7
* Optimize REP prefix checkH.J. Lu2013-02-281-25/+12
* Implement Intel SMAP instructionsH.J. Lu2013-02-191-0/+2
* Support size relocation only for ELFH.J. Lu2013-01-181-0/+6
* Add x86 size relocation support to gasH.J. Lu2013-01-171-3/+35
* Increment length by 1 if the relocation token is removedH.J. Lu2013-01-151-2/+6
* Remove trailing white spaces on gasH.J. Lu2013-01-101-2/+2
* 2013-01-09 Steve Ellcey <sellcey@mips.com>Steve Ellcey2013-01-091-2/+2
* Add AMD bdver3 support.neggone2012-10-091-0/+2
* Replace CpuSSE3 with CpuCX16 for cmpxchg16bH.J. Lu2012-09-201-0/+2
* Add AMD btver1 and btver2 supportH.J. Lu2012-08-171-1/+7
* Terminate register name when reporting bad registerH.J. Lu2012-08-141-0/+6
* Despite them being ignored by the CPU, gas issues segment overrideJan Beulich2012-08-071-10/+6
* The VGATHER group of instructions requires that all three involvedJan Beulich2012-08-071-29/+84
* There were several cases where the registers in the REX encoded rangeJan Beulich2012-08-071-23/+25
* * config/tc-i386.c (lex_got): Provide implementation for PENick Clifton2012-08-071-0/+103
* The current error message for bad imm4 operands wasn't really helpful,Jan Beulich2012-07-311-1/+1
* Since the word to byte register conversion isn't active for x86-64Jan Beulich2012-07-311-13/+9
* At the point where check_VecOperands()/VEX_check_operands() get run,Jan Beulich2012-07-311-8/+8
* Implement RDRSEED, ADX and PRFCHW instructionsH.J. Lu2012-07-161-0/+6
* gas/Roland McGrath2012-06-221-3/+3
* Fix .dc.a for x32H.J. Lu2012-06-131-0/+11
* Remove x32 addend overflow for BFD_RELOC_64H.J. Lu2012-05-121-19/+0
* Use int and bfd_signed_vma in x32 addend overflow checkH.J. Lu2012-05-111-3/+5
* Display signed hex number in x32 addend overflow checkH.J. Lu2012-05-101-4/+11
* Use fits_in_signed_long to check x32 addend overflowH.J. Lu2012-05-101-2/+1
* Check 64-bit relocation addend overflow for x32H.J. Lu2012-05-101-0/+11
* Add `instruction' to unsupported error messageH.J. Lu2012-05-041-1/+1
* Reformat output_insnH.J. Lu2012-05-041-1/+1
* Remove the extra VEX checkH.J. Lu2012-05-041-2/+1
* Improve unsupported error messageH.J. Lu2012-05-041-2/+3
* gas/Roland McGrath2012-03-131-0/+12
* Add HLEPrefixNone/HLEPrefixLock/HLEPrefixAny/HLEPrefixReleaseH.J. Lu2012-02-211-4/+4
* Implement Intel Transactional Synchronization ExtensionsH.J. Lu2012-02-081-4/+72
* * configure.tgt (i386-*-nacl*): Match it.Roland McGrath2012-01-231-5/+6
* Add .d8 suffix support to x86 assemblerH.J. Lu2012-01-201-6/+27
* Add vmfuncH.J. Lu2012-01-131-0/+2
* 2012-01-06 Tristan Gingold <gingold@adacore.com>Tristan Gingold2012-01-061-6/+18
* Check R_X86_64_32 overflow and allow R_X86_64_64 for x32.H.J. Lu2011-08-011-49/+10
* Add initial Intel K1OM support.H.J. Lu2011-07-221-0/+29
* 2011-06-29 Tristan Gingold <gingold@adacore.com>Tristan Gingold2011-06-291-27/+13
* Support AVX Programming Reference (June, 2011).H.J. Lu2011-06-101-5/+104
* 2011-05-12 Quentin Neill <quentin.neill@amd.com>qneill2011-05-121-5/+5