1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
#objdump: -dr --prefix-addresses
#name: MIPS hardware drol/dror
#source: rol64.s
# Test the drol and dror macros.
.*: +file format .*mips.*
Disassembly of section .text:
0+0000 <[^>]*> dnegu at,a1
0+0004 <[^>]*> drorv a0,a0,at
0+0008 <[^>]*> dnegu a0,a2
0+000c <[^>]*> drorv a0,a1,a0
0+0010 <[^>]*> dror32 a0,a0,0x1f
0+0014 <[^>]*> dror a0,a1,0x0
0+0018 <[^>]*> dror32 a0,a1,0x1f
0+001c <[^>]*> dror32 a0,a1,0x1
0+0020 <[^>]*> dror32 a0,a1,0x0
0+0024 <[^>]*> dror a0,a1,0x1f
0+0028 <[^>]*> dror a0,a1,0x1
0+002c <[^>]*> dror a0,a1,0x0
0+0030 <[^>]*> drorv a0,a0,a1
0+0034 <[^>]*> drorv a0,a1,a2
0+0038 <[^>]*> dror a0,a0,0x1
0+003c <[^>]*> dror a0,a1,0x0
0+0040 <[^>]*> dror a0,a1,0x1
0+0044 <[^>]*> dror a0,a1,0x1f
0+0048 <[^>]*> dror32 a0,a1,0x0
0+004c <[^>]*> dror32 a0,a1,0x1
0+0050 <[^>]*> dror32 a0,a1,0x1f
0+0054 <[^>]*> dror a0,a1,0x0
0+0058 <[^>]*> dror32 a0,a1,0x1f
0+005c <[^>]*> dror32 a0,a1,0x1
0+0060 <[^>]*> dror32 a0,a1,0x0
0+0064 <[^>]*> dror a0,a1,0x1f
0+0068 <[^>]*> dror a0,a1,0x1
0+006c <[^>]*> dror a0,a1,0x1
0+0070 <[^>]*> dror a0,a1,0x1f
0+0074 <[^>]*> dror32 a0,a1,0x0
0+0078 <[^>]*> dror32 a0,a1,0x1
0+007c <[^>]*> dror32 a0,a1,0x1f
...
|
