summaryrefslogtreecommitdiff
path: root/docs
diff options
context:
space:
mode:
authorMikhail Kalashnikov <iuncuim@gmail.com>2023-03-27 18:36:14 +0300
committerAndre Przywara <andre.przywara@arm.com>2023-04-26 17:45:29 +0100
commit018c1d878fbfd696ebeda52b5188e4658b87bf75 (patch)
tree6c525fbf5cd6c30ec87757548d14921cc355b09c /docs
parentfbde260b11171f0f67afbc631e22fe26366ff448 (diff)
downloadarm-trusted-firmware-018c1d878fbfd696ebeda52b5188e4658b87bf75.tar.gz
feat(allwinner): add support for Allwinner T507 SoC
The Allwinner T507 SoC is using the same die as the H616, but in a different package. On top of this, there is at least one different die revision out there, which uses a different CPU cluster control block. The same die revision has been spotted in some, but not all, H313 SoCs. Apart from that IP block, the rest of the SoC seems the same, so we can support them using the existing H616 port. The die revision can be auto-detected, so there is no extra build option or knowledge needed. Provide the deviating CPU power up/down sequence for the die variant. The new IP block uses per-core instead of per-cluster registers, but follows the same pattern otherwise. Since the CPU ops code is shared among all Allwinner SoCs, we need to dummy-define the new register names for the older SoCs. The actual new code is guarded by a predicate function, that is hard coded to return true on the other SoCs. Since this is a static inline function in a header file, the compiler will optimise away the unneeded branch there, so the generated code for the other SoCs stays the same. Change-Id: Ib5ade99d34b4ccb161ccde0e34f280ca6bd16ecd Signed-off-by: Mikhail Kalashnikov <iuncuim@gmail.com> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Diffstat (limited to 'docs')
-rw-r--r--docs/plat/allwinner.rst2
1 files changed, 2 insertions, 0 deletions
diff --git a/docs/plat/allwinner.rst b/docs/plat/allwinner.rst
index 3e9ce511f..8e967dcde 100644
--- a/docs/plat/allwinner.rst
+++ b/docs/plat/allwinner.rst
@@ -23,6 +23,8 @@ There is one build target per supported SoC:
+------+-------------------+
| H313 | sun50i_h616 |
+------+-------------------+
+| T507 | sun50i_h616 |
++------+-------------------+
| R329 | sun50i_r329 |
+------+-------------------+