summaryrefslogtreecommitdiff
path: root/include/lib
diff options
context:
space:
mode:
authorMadhukar Pappireddy <madhukar.pappireddy@arm.com>2023-03-22 15:36:48 +0100
committerTrustedFirmware Code Review <review@review.trustedfirmware.org>2023-03-22 15:36:48 +0100
commitea2c04d0374e643bba44ff33d95fbfe1c52d9f66 (patch)
treed8c1daf61a829d3127069038a522d89f8535f47f /include/lib
parent0ed75fb78fc43ee4f5319702a3b2adff1f09cddb (diff)
parentb01a59eb2a0456ca3ae6b8d020068ba846f813d4 (diff)
downloadarm-trusted-firmware-ea2c04d0374e643bba44ff33d95fbfe1c52d9f66.tar.gz
Merge changes from topic "errata" into integration
* changes: fix(cpus): workaround for Cortex-A78C erratum 1827440 fix(cpus): workaround for Cortex-A78C erratum 1827430
Diffstat (limited to 'include/lib')
-rw-r--r--include/lib/cpus/aarch64/cortex_a78c.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/lib/cpus/aarch64/cortex_a78c.h b/include/lib/cpus/aarch64/cortex_a78c.h
index 18cba2c0b..301be69a4 100644
--- a/include/lib/cpus/aarch64/cortex_a78c.h
+++ b/include/lib/cpus/aarch64/cortex_a78c.h
@@ -26,6 +26,7 @@
#define CORTEX_A78C_CPUECTLR_EL1 S3_0_C15_C1_4
#define CORTEX_A78C_CPUECTLR_EL1_BIT_6 (ULL(1) << 6)
#define CORTEX_A78C_CPUECTLR_EL1_BIT_7 (ULL(1) << 7)
+#define CORTEX_A78C_CPUECTLR_EL1_MM_ASP_EN (ULL(1) << 53)
/*******************************************************************************
* CPU Power Control register specific definitions