summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorScott Collyer <scollyer@google.com>2018-10-02 16:52:56 -0700
committerchrome-bot <chrome-bot@chromium.org>2018-10-04 00:36:57 -0700
commitd312253f65dbbbd29b22b8177f0120f64b6dc0e7 (patch)
tree574e5f32967f57246dd552f5550df50c5abf5980
parent96b93724e423a51bb5171d7599a28f9992390b09 (diff)
downloadchrome-ec-d312253f65dbbbd29b22b8177f0120f64b6dc0e7.tar.gz
DragonEgg: Change USB_A_HIGH_POWER to push-pull
This signal was set to be ODR, but needed to be a push-pull output. This CL corrects this error. BUG=b:113038733 BRANCH=none TEST=make -j BOARD=dragonegg Change-Id: I8445d65bfd93a9656ae8c93e81eb68e984c889ba Signed-off-by: Scott Collyer <scollyer@google.com> Reviewed-on: https://chromium-review.googlesource.com/1257787 Commit-Ready: ChromeOS CL Exonerator Bot <chromiumos-cl-exonerator@appspot.gserviceaccount.com> Tested-by: Scott Collyer <scollyer@chromium.org> Reviewed-by: Furquan Shaikh <furquan@chromium.org>
-rw-r--r--board/dragonegg/board.h2
-rw-r--r--board/dragonegg/gpio.inc2
2 files changed, 2 insertions, 2 deletions
diff --git a/board/dragonegg/board.h b/board/dragonegg/board.h
index 28e8d40fd6..f0543a1247 100644
--- a/board/dragonegg/board.h
+++ b/board/dragonegg/board.h
@@ -27,7 +27,7 @@
#undef CONFIG_USB_PORT_POWER_SMART_PORT_COUNT
#define CONFIG_USB_PORT_POWER_SMART_PORT_COUNT 1
#define CONFIG_USB_PORT_POWER_SMART_CDP_SDP_ONLY
-#define GPIO_USB1_ILIM_SEL GPIO_EN_USB_A_HIGH_POWER_OD
+#define GPIO_USB1_ILIM_SEL GPIO_EN_USB_A_HIGH_POWER
/* LEDs */
#define CONFIG_LED_COMMON
diff --git a/board/dragonegg/gpio.inc b/board/dragonegg/gpio.inc
index 1083ee1e4a..a7b550417a 100644
--- a/board/dragonegg/gpio.inc
+++ b/board/dragonegg/gpio.inc
@@ -65,7 +65,7 @@ GPIO(PP5000_PG_OD, PIN(F, 0), GPIO_INPUT)
/* USB and USBC Signals */
GPIO(USB_OC_ODL, PIN(J, 6), GPIO_ODR_HIGH)
GPIO(EN_USB_A_5V, PIN(G, 6), GPIO_OUT_LOW)
-GPIO(EN_USB_A_HIGH_POWER_OD, PIN(D, 4), GPIO_ODR_LOW)
+GPIO(EN_USB_A_HIGH_POWER, PIN(D, 4), GPIO_OUT_LOW)
/* BC 1.2 Detection Signals */
GPIO(USB_C0_BC12_CHG_MAX, PIN(D, 3), GPIO_INPUT) /* C0 BC 1.2 CDP signal */