diff options
author | Jack Rosenthal <jrosenth@chromium.org> | 2021-11-04 12:11:58 -0600 |
---|---|---|
committer | Commit Bot <commit-bot@chromium.org> | 2021-11-05 04:22:34 +0000 |
commit | 252457d4b21f46889eebad61d4c0a65331919cec (patch) | |
tree | 01856c4d31d710b20e85a74c8d7b5836e35c3b98 /board/servo_micro/gpio.inc | |
parent | 08f5a1e6fc2c9467230444ac9b582dcf4d9f0068 (diff) | |
download | chrome-ec-stabilize-14469.9.B-ish.tar.gz |
ish: Trim down the release branchstabilize-wristpin-14469.59.B-ishstabilize-voshyr-14637.B-ishstabilize-quickfix-14695.187.B-ishstabilize-quickfix-14695.124.B-ishstabilize-quickfix-14526.91.B-ishstabilize-14695.85.B-ishstabilize-14695.107.B-ishstabilize-14682.B-ishstabilize-14633.B-ishstabilize-14616.B-ishstabilize-14589.B-ishstabilize-14588.98.B-ishstabilize-14588.14.B-ishstabilize-14588.123.B-ishstabilize-14536.B-ishstabilize-14532.B-ishstabilize-14528.B-ishstabilize-14526.89.B-ishstabilize-14526.84.B-ishstabilize-14526.73.B-ishstabilize-14526.67.B-ishstabilize-14526.57.B-ishstabilize-14498.B-ishstabilize-14496.B-ishstabilize-14477.B-ishstabilize-14469.9.B-ishstabilize-14469.8.B-ishstabilize-14469.58.B-ishstabilize-14469.41.B-ishstabilize-14442.B-ishstabilize-14438.B-ishstabilize-14411.B-ishstabilize-14396.B-ishstabilize-14395.B-ishstabilize-14388.62.B-ishstabilize-14388.61.B-ishstabilize-14388.52.B-ishstabilize-14385.B-ishstabilize-14345.B-ishstabilize-14336.B-ishstabilize-14333.B-ishrelease-R99-14469.B-ishrelease-R98-14388.B-ishrelease-R102-14695.B-ishrelease-R101-14588.B-ishrelease-R100-14526.B-ishfirmware-cherry-14454.B-ishfirmware-brya-14505.B-ishfirmware-brya-14505.71.B-ishfactory-kukui-14374.B-ishfactory-guybrush-14600.B-ishfactory-cherry-14455.B-ishfactory-brya-14517.B-ish
In the interest of making long-term branch maintenance incur as little
technical debt on us as possible, we should not maintain any files on
the branch we are not actually using.
This has the added effect of making it extremely clear when merging CLs
from the main branch when changes have the possibility to affect us.
The follow-on CL adds a convenience script to actually pull updates from
the main branch and generate a CL for the update.
BUG=b:204206272
BRANCH=ish
TEST=make BOARD=arcada_ish && make BOARD=drallion_ish
Signed-off-by: Jack Rosenthal <jrosenth@chromium.org>
Change-Id: I17e4694c38219b5a0823e0a3e55a28d1348f4b18
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3262038
Reviewed-by: Jett Rink <jettrink@chromium.org>
Reviewed-by: Tom Hughes <tomhughes@chromium.org>
Diffstat (limited to 'board/servo_micro/gpio.inc')
-rw-r--r-- | board/servo_micro/gpio.inc | 75 |
1 files changed, 0 insertions, 75 deletions
diff --git a/board/servo_micro/gpio.inc b/board/servo_micro/gpio.inc deleted file mode 100644 index 10e411c5f2..0000000000 --- a/board/servo_micro/gpio.inc +++ /dev/null @@ -1,75 +0,0 @@ -/* -*- mode:c -*- - * - * Copyright 2016 The Chromium OS Authors. All rights reserved. - * Use of this source code is governed by a BSD-style license that can be - * found in the LICENSE file. - */ - -/* Outputs */ -GPIO(UART1_EN_L, PIN(A, 8), GPIO_OUT_LOW) -GPIO(SERVO_JTAG_TRST_L, PIN(A, 13), GPIO_OUT_LOW) -GPIO(SPI1_BUF_EN_L, PIN(A, 14), GPIO_OUT_HIGH) -GPIO(SPI2_BUF_EN_L, PIN(A, 15), GPIO_OUT_HIGH) - -GPIO(UART2_EN_L, PIN(B, 0), GPIO_OUT_LOW) -GPIO(SPI1_VREF_33, PIN(B, 2), GPIO_OUT_LOW) -GPIO(SPI1_VREF_18, PIN(B, 3), GPIO_OUT_LOW) -GPIO(SPI2_VREF_33, PIN(B, 4), GPIO_OUT_LOW) -GPIO(SPI2_VREF_18, PIN(B, 5), GPIO_OUT_LOW) -GPIO(SERVO_JTAG_TRST_DIR, PIN(B, 6), GPIO_OUT_HIGH) -GPIO(SERVO_JTAG_TDI_DIR, PIN(B, 7), GPIO_OUT_HIGH) - -GPIO(TCA6416_RESET_L, PIN(C, 13), GPIO_OUT_LOW) -GPIO(SPI1_MUX_SEL, PIN(A, 5), GPIO_OUT_HIGH) -GPIO(SERVO_JTAG_TMS_DIR, PIN(C, 14), GPIO_OUT_LOW) -GPIO(SERVO_JTAG_TDO_SEL, PIN(C, 15), GPIO_OUT_HIGH) -GPIO(JTAG_BUFOUT_EN_L, PIN(F, 0), GPIO_OUT_HIGH) -GPIO(JTAG_BUFIN_EN_L, PIN(F, 1), GPIO_OUT_LOW) - -/* Inputs */ -GPIO(SERVO_JTAG_TMS, PIN(A, 4), GPIO_INPUT) -GPIO(SERVO_JTAG_TDO_BUFFER_EN, PIN(A, 6), GPIO_OUT_HIGH) -GPIO(SERVO_JTAG_TDI, PIN(A, 7), GPIO_INPUT) - -GPIO(SERVO_JTAG_RTCK, PIN(B, 1), GPIO_INPUT) - -/* Flash SPI interface */ -GPIO(SPI_CS, PIN(B, 12), GPIO_OUT_HIGH) -GPIO(SPI_CLK, PIN(B, 13), GPIO_INPUT) -GPIO(SPI_MISO, PIN(B, 14), GPIO_INPUT) -GPIO(SPI_MOSI, PIN(B, 15), GPIO_INPUT) - -/* I2C pins should be configured as inputs until I2C module is */ -/* initialized. This will avoid driving the lines unintentionally.*/ -GPIO(MASTER_I2C_SCL, PIN(B, 8), GPIO_INPUT) -GPIO(MASTER_I2C_SDA, PIN(B, 9), GPIO_INPUT) - -/* These pins are used for USART and are set to alternate mode below */ -GPIO(USART2_SERVO_TX_DUT_RX, PIN(A, 2), GPIO_INPUT) -GPIO(USART2_SERVO_RX_DUT_TX, PIN(A, 3), GPIO_INPUT) -GPIO(USART3_SERVO_TX_DUT_RX, PIN(B, 10), GPIO_INPUT) -GPIO(USART3_SERVO_RX_DUT_TX, PIN(B, 11), GPIO_INPUT) -/* - * The USART4 (UART3) names are already in use by dut-controls, so they can't - * be easily updated. They are aliased in board.h though. - * - * Also, these need to be GPIO_ALTERNATE until all servo micro RO images have - * the board_jump USART shutdown. After ~2020/06/01 they can move to GPIO_INPUT. - * See b/144356961 for more background. - */ -GPIO(UART3_TX_SERVO_JTAG_TCK, PIN(A, 0), GPIO_ALTERNATE) -GPIO(UART3_RX_JTAG_BUFFER_TO_SERVO_TDO, PIN(A, 1), GPIO_ALTERNATE) - -/* Unimplemented signals since we are not an EC */ -UNIMPLEMENTED(ENTERING_RW) -UNIMPLEMENTED(WP_L) - -ALTERNATE(PIN_MASK(A, 0x0600), 1, MODULE_UART, 0) /* USART1: PA09/PA10 - Servo stm32 console UART*/ -ALTERNATE(PIN_MASK(A, 0x000C), 1, MODULE_USART, 0) /* USART2: PA2/PA3 - Servo UART1 */ -ALTERNATE(PIN_MASK(B, 0x0C00), 4, MODULE_USART, 0) /* USART3: PB10/PB11 - Servo UART2 */ -ALTERNATE(PIN_MASK(A, 0x0003), 4, MODULE_USART, 0) /* USART4: PA0/PA1 - Servo UART3 */ - -ALTERNATE(PIN_MASK(B, 0x0300), 1, MODULE_I2C, 0) /* I2C MASTER:PB8/PB9 GPIO_ODR_HIGH */ -ALTERNATE(PIN_MASK(B, 0x0300), 2, MODULE_I2C_TIMERS, 0) /* I2C MASTER:PB8/PB9 TIM16_CH1/TIM17_CH1 */ - -ALTERNATE(PIN_MASK(B, 0xE000), 0, MODULE_SPI_FLASH, 0) /* SPI: PB15 - PB12 MOSI, MISO, CLK, CS */ |