diff options
| author | Bhanu Prakash Maiya <bhanumaiya@chromium.org> | 2021-03-01 11:53:35 -0800 |
|---|---|---|
| committer | Commit Bot <commit-bot@chromium.org> | 2021-03-01 21:56:41 +0000 |
| commit | 194c032415bddc6783ba9e52de02fa5bc159191d (patch) | |
| tree | 8c2257df0cb2ef2a86e8511006b5ec30990caa44 /util | |
| parent | 6026b793f8abdf22907f9f9b143c4be307cdc832 (diff) | |
| download | chrome-ec-194c032415bddc6783ba9e52de02fa5bc159191d.tar.gz | |
flash_fp_mcu: Fix Zork's gpiochip base from 320 -> 256
On Zork's SoC change was caused by changing the amount of reserved
space for GPIO banks from 0x300 to 0x400. This resulted in base change.
Previous: 512 - 192 = 320
Current: 512 - 256 = 256
BRANCH=none
BUG=b:181349369
TEST=1. Run flash_fp_mcu on Zork device with FW 13434.212
Signed-off-by: Bhanu Prakash Maiya <bhanumaiya@google.com>
Change-Id: Ied4a5fd9281d59f1bfa30a4ee9677f9a0a11387e
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2727863
Commit-Queue: Tom Hughes <tomhughes@chromium.org>
Reviewed-by: Tom Hughes <tomhughes@chromium.org>
Diffstat (limited to 'util')
| -rw-r--r-- | util/flash_fp_mcu | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/util/flash_fp_mcu b/util/flash_fp_mcu index 14a5c21907..ed97d3878c 100644 --- a/util/flash_fp_mcu +++ b/util/flash_fp_mcu @@ -440,16 +440,16 @@ config_volteer() { } config_zork() { - check_gpio_chip_exists "gpiochip320" + check_gpio_chip_exists "gpiochip256" readonly TRANSPORT="UART" readonly DEVICE="/dev/ttyS1" - # FPMCU RST_ODL is on AGPIO 11 = 320 + 11 = 331 - readonly GPIO_NRST=331 - # FPMCU BOOT0 is on AGPIO 69 = 320 + 69 = 389 - readonly GPIO_BOOT0=389 - # FPMCU PWR_EN is on AGPIO 32 = 320 + 32 = 352, but should not be + # FPMCU RST_ODL is on AGPIO 11 = 256 + 11 = 267 + readonly GPIO_NRST=267 + # FPMCU BOOT0 is on AGPIO 69 = 256 + 69 = 325 + readonly GPIO_BOOT0=325 + # FPMCU PWR_EN is on AGPIO 32 = 256 + 32 = 288, but should not be # necessary for flashing. Set invalid value. readonly GPIO_PWREN=-1 } |