summaryrefslogtreecommitdiff
path: root/zephyr/include/cros/nuvoton/npcx.dtsi
diff options
context:
space:
mode:
authorWealian Liao <whliao@nuvoton.corp-partner.google.com>2021-06-01 11:08:30 +0800
committerCommit Bot <commit-bot@chromium.org>2021-06-07 19:31:53 +0000
commitdd641b37e7d754e4c5e8a57574270b3e7049efb6 (patch)
tree302a9eca032e18890c580755c6f1a4165e2ab5f7 /zephyr/include/cros/nuvoton/npcx.dtsi
parent2f5cb1f3385a1e86548b66af48a37d519a1643ad (diff)
downloadchrome-ec-dd641b37e7d754e4c5e8a57574270b3e7049efb6.tar.gz
zephyr: dts: Move cros_kb_raw node to npcx.dtsi
cros-kb-raw@400a3000 is a npcx chip node. Move it to npcx.dtsi & overwrite the pin control setting in the corresponding dts file. For the status property in cros_kb_raw, npcx kbsan only has one hardware instance. NPCX cros_kb_raw driver doesn't use status property to enable the device. Remove status setting in cros_kb_raw node. Compared with 'gpio.inc' for boards based on trogdor, the keyboard doesn't use KSO13, 14. Remove KSO13, 14 in 'trogdor.dts'. BUG=none BRANCH=none TEST=zmake testall TEST=Check all keys work on volteer & lazor by "ksstate on". Signed-off-by: Wealian Liao <whliao@nuvoton.corp-partner.google.com> Change-Id: Ie352b91ee13b18fa9079001ab7c3685f059ba299 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2931750 Reviewed-by: Keith Short <keithshort@chromium.org> Commit-Queue: Keith Short <keithshort@chromium.org>
Diffstat (limited to 'zephyr/include/cros/nuvoton/npcx.dtsi')
-rw-r--r--zephyr/include/cros/nuvoton/npcx.dtsi40
1 files changed, 40 insertions, 0 deletions
diff --git a/zephyr/include/cros/nuvoton/npcx.dtsi b/zephyr/include/cros/nuvoton/npcx.dtsi
index a0b56e5018..743cbf76fc 100644
--- a/zephyr/include/cros/nuvoton/npcx.dtsi
+++ b/zephyr/include/cros/nuvoton/npcx.dtsi
@@ -73,6 +73,46 @@
label = "BBRAM";
};
+ cros_kb_raw: cros-kb-raw@400a3000 {
+ compatible = "nuvoton,npcx-cros-kb-raw";
+ reg = <0x400a3000 0x2000>;
+ label = "CROS_KB_RAW_0";
+ interrupts = <49 4>;
+ clocks = <&pcc NPCX_CLOCK_BUS_APB1 NPCX_PWDWN_CTL1 0>;
+ /*
+ * No KSO2 (It's inverted and implemented by GPIO for
+ * CONFIG_KEYBOARD_COL2_INVERTED.)
+ */
+ pinctrl-0 = <&alt7_no_ksi0_sl
+ &alt7_no_ksi1_sl
+ &alt7_no_ksi2_sl
+ &alt7_no_ksi3_sl
+ &alt7_no_ksi4_sl
+ &alt7_no_ksi5_sl
+ &alt7_no_ksi6_sl
+ &alt7_no_ksi7_sl
+ &alt8_no_kso00_sl
+ &alt8_no_kso01_sl
+ &alt8_no_kso03_sl
+ &alt8_no_kso04_sl
+ &alt8_no_kso05_sl
+ &alt8_no_kso06_sl
+ &alt8_no_kso07_sl
+ &alt9_no_kso08_sl
+ &alt9_no_kso09_sl
+ &alt9_no_kso10_sl
+ &alt9_no_kso11_sl
+ &alt9_no_kso12_sl
+ &alt9_no_kso13_sl
+ &alt9_no_kso14_sl
+ &alt9_no_kso15_sl
+ &alta_no_kso16_sl
+ &alta_no_kso17_sl
+ >;
+ wui_maps = <&wui_io31 &wui_io30 &wui_io27 &wui_io26
+ &wui_io25 &wui_io24 &wui_io23 &wui_io22>;
+ };
+
mtc: mtc@400b7000 {
compatible = "nuvoton,npcx-cros-mtc";
reg = <0x400b7000 0x2000>;