summaryrefslogtreecommitdiff
path: root/chip/it83xx/spi.c
diff options
context:
space:
mode:
Diffstat (limited to 'chip/it83xx/spi.c')
-rw-r--r--chip/it83xx/spi.c33
1 files changed, 16 insertions, 17 deletions
diff --git a/chip/it83xx/spi.c b/chip/it83xx/spi.c
index 23885f41a3..c172e9fca9 100644
--- a/chip/it83xx/spi.c
+++ b/chip/it83xx/spi.c
@@ -1,4 +1,4 @@
-/* Copyright 2019 The Chromium OS Authors. All rights reserved.
+/* Copyright 2019 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*
@@ -20,8 +20,8 @@
#include "util.h"
/* Console output macros */
-#define CPRINTS(format, args...) cprints(CC_SPI, format, ## args)
-#define CPRINTF(format, args...) cprintf(CC_SPI, format, ## args)
+#define CPRINTS(format, args...) cprints(CC_SPI, format, ##args)
+#define CPRINTF(format, args...) cprintf(CC_SPI, format, ##args)
#define SPI_RX_MAX_FIFO_SIZE 256
#define SPI_TX_MAX_FIFO_SIZE 256
@@ -31,8 +31,8 @@
/* Max data size for a version 3 request/response packet. */
#define SPI_MAX_REQUEST_SIZE SPI_RX_MAX_FIFO_SIZE
-#define SPI_MAX_RESPONSE_SIZE (SPI_TX_MAX_FIFO_SIZE - \
- EC_SPI_PREAMBLE_LENGTH - EC_SPI_PAST_END_LENGTH)
+#define SPI_MAX_RESPONSE_SIZE \
+ (SPI_TX_MAX_FIFO_SIZE - EC_SPI_PREAMBLE_LENGTH - EC_SPI_PAST_END_LENGTH)
static const uint8_t out_preamble[EC_SPI_PREAMBLE_LENGTH] = {
EC_SPI_PROCESSING,
@@ -64,9 +64,9 @@ enum spi_peripheral_state_machine {
static const int spi_response_state[] = {
[SPI_STATE_READY_TO_RECV] = EC_SPI_RX_READY,
- [SPI_STATE_RECEIVING] = EC_SPI_RECEIVING,
- [SPI_STATE_PROCESSING] = EC_SPI_PROCESSING,
- [SPI_STATE_RX_BAD] = EC_SPI_RX_BAD_DATA,
+ [SPI_STATE_RECEIVING] = EC_SPI_RECEIVING,
+ [SPI_STATE_PROCESSING] = EC_SPI_PROCESSING,
+ [SPI_STATE_RX_BAD] = EC_SPI_RX_BAD_DATA,
};
BUILD_ASSERT(ARRAY_SIZE(spi_response_state) == SPI_STATE_COUNT);
@@ -145,11 +145,11 @@ static void spi_send_response_packet(struct host_packet *pkt)
/* Append our past-end byte, which we reserved space for. */
for (i = 0; i < EC_SPI_PAST_END_LENGTH; i++)
- ((uint8_t *)pkt->response)[pkt->response_size + i]
- = EC_SPI_PAST_END;
+ ((uint8_t *)pkt->response)[pkt->response_size + i] =
+ EC_SPI_PAST_END;
tx_size = pkt->response_size + EC_SPI_PREAMBLE_LENGTH +
- EC_SPI_PAST_END_LENGTH;
+ EC_SPI_PAST_END_LENGTH;
/* Transmit the reply */
spi_response_host_data(out_msg, tx_size);
@@ -194,7 +194,7 @@ static void spi_parse_header(void)
/* Store request data from Rx FIFO to in_msg buffer */
spi_host_request_data(in_msg + sizeof(*r),
- pkt_size - sizeof(*r));
+ pkt_size - sizeof(*r));
/* Set up parameters for host request */
spi_packet.send_response = spi_send_response_packet;
@@ -327,8 +327,8 @@ static void spi_init(void)
* bit3 : Rx FIFO1 will not be overwrited once it's full.
* bit0 : Rx FIFO1/FIFO2 will reset after each CS_N goes high.
*/
- IT83XX_SPI_GCR2 = IT83XX_SPI_RXF2OC | IT83XX_SPI_RXF1OC
- | IT83XX_SPI_RXFAR;
+ IT83XX_SPI_GCR2 = IT83XX_SPI_RXF2OC | IT83XX_SPI_RXF1OC |
+ IT83XX_SPI_RXFAR;
/*
* Interrupt mask register (0b:Enable, 1b:Mask)
* bit5 : Rx byte reach interrupt mask
@@ -395,9 +395,8 @@ static enum ec_status _spi_get_protocol_info(struct host_cmd_handler_args *args)
return EC_SUCCESS;
}
-DECLARE_HOST_COMMAND(EC_CMD_GET_PROTOCOL_INFO,
- _spi_get_protocol_info,
- EC_VER_MASK(0));
+DECLARE_HOST_COMMAND(EC_CMD_GET_PROTOCOL_INFO, _spi_get_protocol_info,
+ EC_VER_MASK(0));
enum ec_status spi_get_protocol_info(struct host_cmd_handler_args *args)
{