summaryrefslogtreecommitdiff
path: root/core/riscv-rv32i/cpu.c
diff options
context:
space:
mode:
Diffstat (limited to 'core/riscv-rv32i/cpu.c')
-rw-r--r--core/riscv-rv32i/cpu.c14
1 files changed, 0 insertions, 14 deletions
diff --git a/core/riscv-rv32i/cpu.c b/core/riscv-rv32i/cpu.c
deleted file mode 100644
index fd18896846..0000000000
--- a/core/riscv-rv32i/cpu.c
+++ /dev/null
@@ -1,14 +0,0 @@
-/* Copyright 2019 The Chromium OS Authors. All rights reserved.
- * Use of this source code is governed by a BSD-style license that can be
- * found in the LICENSE file.
- *
- * Set up the RISC-V core
- */
-
-#include "cpu.h"
-
-void cpu_init(void)
-{
- /* bit3: Global interrupt enable (M-mode) */
- asm volatile ("csrsi mstatus, 0x8");
-}