| Commit message (Collapse) | Author | Age | Files | Lines |
|---|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
In the interest of making long-term branch maintenance incur as little
technical debt on us as possible, we should not maintain any files on
the branch we are not actually using.
This has the added effect of making it extremely clear when merging CLs
from the main branch when changes have the possibility to affect us.
The follow-on CL adds a convenience script to actually pull updates from
the main branch and generate a CL for the update.
BUG=b:204206272
BRANCH=ish
TEST=make BOARD=arcada_ish && make BOARD=drallion_ish
Signed-off-by: Jack Rosenthal <jrosenth@chromium.org>
Change-Id: I17e4694c38219b5a0823e0a3e55a28d1348f4b18
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3262038
Reviewed-by: Jett Rink <jettrink@chromium.org>
Reviewed-by: Tom Hughes <tomhughes@chromium.org>
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Support RPM based Fan Control Algorithm via RPM-PWM hardware block
BUG=none
BRANCH=none
TEST=Tested on ADL RVP and MCHP1727 MECC system via UART console
faninfo, fanduty and fanset
1: Verify fan RPM from 3000 to 9000;
2: Verify 2-pole fan expected tach output (100Hz~300Hz) per RPM setting;
3: Verify expected PWM duty (3%~100%) per PWM duty setting;
4: Limit: can not reach 10000 RPM since RPM reaches 9000 in max as
PWM duty is set as 100%;
Signed-off-by: martin yan <martin.yan@microchip.corp-partner.google.com>
Change-Id: Ib41a06a734821c9f70a45e25e2020c6492c61563
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3100926
Reviewed-by: Daisuke Nojiri <dnojiri@chromium.org>
|
|
|
Add new board, adlrvpp_mchp1727 using MEC1727-SZ with integrated
512KB SPI flash and based upon the intelrvp baseboard.
BRANCH=none
BUG=b:190638460
TEST=Build MEC1727SZ MECC and ADL-P board.
Tested basic functions:
1: Power on sequence: G3->S5->S3->S0
2: ESPI enumeration / VW / FC
3: Temperature measurements
4: Smart battery information acquisition
5: Type C Port 0 and 1 - enter ALT mode
6: UART console
7: Sleep / wake / hibernate - woken by powerbtn
8: Powerbtn override
Signed-off-by: martin yan <martin.yan@microchip.corp-partner.google.com>
Change-Id: Ib474e1134a47a6fa219d741fc5c094cf2f4a560c
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2891908
Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
Reviewed-by: Vijay Hiremath <vijay.p.hiremath@intel.com>
Commit-Queue: Aseda Aboagye <aaboagye@chromium.org>
|
