summaryrefslogtreecommitdiff
path: root/board/cr50/scratch_reg1.h
Commit message (Expand)AuthorAgeFilesLines
* fips: move FIPS power-up test completion to PMU_PWRDN_SCRATCH22Vadim Sukhomlinov2020-08-061-1/+3
* fips: introduce FIPS & policy power-up known-answer testsVadim Sukhomlinov2020-07-021-6/+5
* cr50/board: add board-local FIPS settingVadim Sukhomlinov2020-06-161-0/+6
* cr50: add support for using a strap pin as a ccd gpioMary Ruthven2020-01-171-0/+11
* add BOARD_EC_CR50_COMM_SUPPORT to board propertiesNamyoon Woo2020-01-141-0/+6
* cr50: limit ability to disable TPM to certain boardsVadim Bendebury2019-06-031-0/+6
* common: replace 1 << digits, with BIT(digits)Gwendal Grignou2019-03-261-14/+14
* scratch_reg: reorganize BOARD_ALL_PROPERTIESMary Ruthven2019-03-061-5/+11
* cr50: add no ina support board propertyMary Ruthven2019-03-061-1/+7
* cr50: add board_closed_loop_reset propertyMary Ruthven2019-01-311-1/+7
* cr50: Add board strapping options for Sarien/ArcadaKeith Short2018-11-161-2/+19
* cr50: enable ITE CCD programmingVadim Bendebury2018-11-051-0/+4
* Revert "cr50: add support for enabling terminations on ap suspend"Mary Ruthven2018-05-171-4/+1
* cr50: add support for enabling terminations on ap suspendMary Ruthven2018-04-131-1/+4
* cr50: add properties to BOARD_ALL_PROPERTIESMary Ruthven2018-01-291-1/+2
* cr50: add board property deep sleep and detect ap flagsMary Ruthven2017-12-121-0/+4
* cr50: Remove BOARD_AP_USB propertyRandall Spangler2017-08-171-3/+2
* cr50: Preserve CCD state across deep sleepRandall Spangler2017-07-271-0/+9
* cr50: add LONG_LIFE bit to suppress RO uart.Marius Schilder2017-05-121-0/+6
* cr50: Store console lock state in NvMem vars.Aseda Aboagye2017-02-271-7/+3
* cr50: Use BATT_PRES_L as source of write protect.Aseda Aboagye2017-02-091-0/+1
* cr50: Implement reading all strapping pins for board configScott2017-01-241-0/+7
* cr50: use the correct reset signal for gru and reefMary Ruthven2017-01-181-1/+3
* cr50: keep wp and console state through deep sleepMary Ruthven2016-12-211-0/+35