summaryrefslogtreecommitdiff
path: root/chip
Commit message (Expand)AuthorAgeFilesLines
* Initial RSA implementation.stabilize-7821.Bnagendra modadugu2016-01-115-0/+828
* kunimitsu: increase stack size for PD_C0, PD_C1, and PD_CMDKevin K Wong2016-01-111-0/+6
* wheatley: Proposed workaround for RESET_FLAG_RESET_PIN issue on wheatley.Mulin Chao2016-01-061-0/+4
* nuc: Support rpm mode for fan control.Mulin Chao2016-01-062-186/+166
* core: nds32: add task_wait_event_mask() function to nds32 coreDino Li2016-01-052-1/+3
* nuc: Get more accurate value of deep idle time.Mulin Chao2016-01-053-8/+21
* wheatley: Add CONFIG_LTO definition to reduce FW size.stabilize-7797.BMulin Chao2015-12-301-1/+1
* Move rand_bytes implementation from tpm2 to chip/g.nagendra modadugu2015-12-221-0/+22
* nuc: Enable lower core CLK for power consumptionCHLin2015-12-213-27/+33
* stm32: adc: Add support for DMA continuous modeShawn Nematbakhsh2015-12-212-29/+131
* cr50: adds the SPI master driverEwout van Bekkum2015-12-212-0/+226
* Cr50: Implement USB according to Programmer's GuideBill Richardson2015-12-171-213/+649
* Cr50: Revise FIFO SRAM settingsBill Richardson2015-12-161-38/+89
* mec1322: Fix uninitialized variable.Shaunak Saha2015-12-161-2/+4
* it8380dev: Implement GPIO mode for KBS pins and fix gpio_set_level()Dino Li2015-12-142-2/+31
* it8380dev: To config register 'GCR' in gpio_pre_init()Dino Li2015-12-142-2/+2
* Cr50: clean up usb_init()Bill Richardson2015-12-141-38/+49
* stm32: Don't use HSI48 clock for chips which don't support itShawn Nematbakhsh2015-12-112-2/+5
* Cr50: USB: Add stubs for additional EP0 interruptsBill Richardson2015-12-111-19/+71
* Cr50: Cleaner API for USB_DECLARE_IFACE callbacksBill Richardson2015-12-113-32/+74
* Cr50: Add a few more symbolic names for constantsBill Richardson2015-12-113-7/+55
* Cr50: tweaks to debug output and a comment or twostabilize-7729.BBill Richardson2015-12-101-26/+104
* cr50: fix calculations determining the image typeVadim Bendebury2015-12-091-0/+3
* cr50: add ability to include two identical RW sections in the EC imageVadim Bendebury2015-12-092-2/+8
* mec1322: i2c: Track controller status for repeated startShawn Nematbakhsh2015-12-071-3/+29
* Revert "mec1322: i2c: Assume read-no-write transactions are repeated start"Shawn Nematbakhsh2015-12-071-7/+16
* stm32: pwm: Allow configuration of pwm frequency + complementary outputsShawn Nematbakhsh2015-12-042-3/+14
* pwm: Add common initialization for PWM pinsShawn Nematbakhsh2015-12-044-18/+0
* cr50: reduce hash implementation stack requirementsVadim Bendebury2015-12-032-12/+21
* nuc: enable CLKRUN functionality for SERIRQ quiet mode.CHLin2015-12-031-0/+6
* cr50: fix cryptography problemsVadim Bendebury2015-12-031-2/+1
* Cr50: Clean up the GINTSTS USB macrosBill Richardson2015-12-012-16/+9
* Cr50: Replace magic numbers for GGPIO controlBill Richardson2015-12-012-4/+41
* common: adc/i2c: Mark task_waiting volatileShamile Khan2015-12-016-7/+9
* nuc: Add i2cscan and kbpress commands for FAFT.Mulin Chao2015-12-011-35/+27
* Cr50: bootloader: display config bits at bootBill Richardson2015-12-011-2/+6
* mec1322: i2c: Assume read-no-write transactions are repeated startShawn Nematbakhsh2015-11-301-16/+7
* mec1322: i2c: Add hard-timeout for status waitShawn Nematbakhsh2015-11-301-15/+19
* cr50: SHA1 and SHA256 implementation with hardware supportnagendra modadugu2015-11-2510-122/+435
* cr50: dcrypto code belongs with the chip, not with the boardVadim Bendebury2015-11-234-0/+182
* cr50: move key ladder initialization into its own filesVadim Bendebury2015-11-236-39/+63
* cr50: rename hw generated register definitions fileVadim Bendebury2015-11-214-3/+3
* cr50: Update to the "final final" FPGA image 20151118_11218@80881Vadim Bendebury2015-11-211-170/+225
* stm32: hwtimer: Use correct TIM1 interruptShawn Nematbakhsh2015-11-191-4/+4
* mec1322: i2c: clear specified status bitsli feng2015-11-181-1/+5
* add command multiplexer to the TPM driverVadim Bendebury2015-11-181-0/+1
* it8380dev: improve power consumptionDino Li2015-11-175-6/+36
* pwm: Add option for alternate clock sourceDuncan Laurie2015-11-131-3/+8
* it8380dev: modify uart ISRDino Li2015-11-121-0/+6
* nuc: Fixed wheatley bugs of SERIRQ and AC detection.Mulin Chao2015-11-113-18/+11
View Lorry Controller Status