summaryrefslogtreecommitdiff
path: root/core/riscv-rv32i
Commit message (Expand)AuthorAgeFilesLines
* tasks: Only report stack overflow if task is enabledRob Barnes2023-05-151-3/+5
* tasks: Add task_enabled functionRob Barnes2023-04-241-0/+5
* core: Remove "end" symbolTom Hughes2023-04-061-6/+0
* tree: Replace "unsigned" with "unsigned int"Andrea Grandi2023-01-041-1/+1
* hooks: Add HOOK_BODY_DETECT_CHANGELeila Lin2022-12-131-0/+6
* core: Sort header filesJeremy Bettis2022-11-221-1/+1
* tree: Remove CONFIG_SOFTWARE_PANICTom Hughes2022-10-123-9/+0
* Update license boilerplate text in source code filesMike Frysinger2022-09-1217-17/+17
* tree-wide: const-ify argv for console commandsCaveh Jalali2022-09-011-2/+2
* util: remove unused includesYuval Peress2022-08-051-0/+2
* core: Add "end" to linker scriptsTom Hughes2022-07-181-0/+6
* core/riscv-rv32i/panic.c: Format with clang-formatJack Rosenthal2022-07-011-47/+47
* core/riscv-rv32i/task.c: Format with clang-formatJack Rosenthal2022-07-011-59/+48
* core/riscv-rv32i/math.c: Format with clang-formatJack Rosenthal2022-07-011-4/+1
* core/riscv-rv32i/irq_handler.h: Format with clang-formatJack Rosenthal2022-06-301-8/+8
* core/riscv-rv32i/cpu.h: Format with clang-formatJack Rosenthal2022-06-291-3/+3
* core/riscv-rv32i/atomic.h: Format with clang-formatJack Rosenthal2022-06-291-1/+1
* core/riscv-rv32i/include/fpu.h: Format with clang-formatJack Rosenthal2022-06-271-1/+1
* core/riscv-rv32i/cpu.c: Format with clang-formatJack Rosenthal2022-06-271-1/+1
* hook: Add HOOK_POWER_SUPPLY_CHANGEDaisuke Nojiri2022-06-221-0/+4
* Makefile: Make sure CROSS_COMPILE is set correctlyTom Hughes2022-06-212-4/+7
* it8xxx2: The "M" extension is disabled by defaultDino Li2022-06-092-0/+46
* riscv: it8xxx2: pull __switch_task function into ram_code_ilm0 sectionDino Li2022-06-092-2/+3
* config: riscv: add CONFIG_RISCV_EXTENSION_M configurationDino Li2022-06-091-1/+4
* task: change task_set_event return type to voidFabio Baltieri2022-06-021-3/+1
* tree: Add __keep to all core irq handler routinesTom Hughes2022-04-011-1/+1
* atomic: add atomic_and functionDawid Niedzwiecki2022-03-091-0/+5
* atomic: fix printing atomic_t typeDawid Niedzwiecki2022-01-061-4/+4
* atomic: change atomic_t to longDawid Niedzwiecki2021-12-171-4/+4
* task: use atomic_t for some variablesDawid Niedzwiecki2021-12-071-3/+3
* task: change task events bitmask to atomic_tDawid Niedzwiecki2021-11-291-2/+2
* atomic: extract atomic_t to a separated fileDawid Niedzwiecki2021-11-241-3/+1
* config: rename CONFIG_HOSTCMD_ESPI to CONFIG_HOST_INTERFACE_ESPIKeith Short2021-11-191-1/+1
* task: Use bool for truthy return typesTom Hughes2021-11-091-4/+4
* tree: Make DECLARE_IRQ routine staticTom Hughes2021-11-081-1/+1
* core/riscv-rv32i: dump panic info on console channelTinghan Shen2021-10-291-0/+51
* tree: Remove .bss.slowTom Hughes2021-10-191-1/+0
* tree: Make all console commands staticTom Hughes2021-10-151-1/+1
* core: Fix flash size calculation when linking with lld (clang)Tom Hughes2021-10-111-2/+11
* core: Add assert to check alignmentTom Hughes2021-10-011-0/+6
* core: Add forward declaration for IRQ handler routineTom Hughes2021-09-271-0/+1
* Provide 'is_interrupt_enabled' function for all coresPatryk Duda2021-09-061-0/+10
* builtin: Add math.hTom Hughes2021-08-311-3/+3
* riscv: panic: S0/S1 are clobbered registers in software_panic()Dino Li2021-08-231-2/+2
* atomic.h: atomic_clear_bits: return previously stored valueTing Shen2021-07-291-2/+2
* config: rename CONFIG_FLASH to CONFIG_FLASH_CROSJeremy Bettis2021-04-271-3/+3
* Revert "config: rename CONFIG_FLASH to CONFIG_FLASH_CROS"stabilize-13935.B-mainJack Rosenthal2021-04-241-3/+3
* config: rename CONFIG_FLASH to CONFIG_FLASH_CROSEric Yilun Lin2021-04-231-3/+3
* riscv-rv32i/task: Remove the remove_me functionDino Li2021-04-081-12/+0
* it8xxx2: add support option CONFIG_PRESERVE_LOGSDino Li2021-04-071-0/+19
View Lorry Controller Status