blob: 7744c3df545fa8a4a810034b5707d905ab1e8a24 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/* Copyright 2021 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* SCP clock module registers */
#ifndef __CROS_EC_CLOCK_REGS_H
#define __CROS_EC_CLOCK_REGS_H
/* clock source select */
#define SCP_CLK_SW_SEL REG32(SCP_CLK_CTRL_BASE + 0x0000)
#define CLK_SW_SEL_SYSTEM 0
#define CLK_SW_SEL_32K 1
#define CLK_SW_SEL_ULPOSC2 2
#define CLK_SW_SEL_ULPOSC1 3
#define SCP_CLK_ENABLE REG32(SCP_CLK_CTRL_BASE + 0x0004)
#define CLK_HIGH_EN BIT(1) /* ULPOSC */
#define CLK_HIGH_CG BIT(2)
/* clock general control */
#define SCP_CLK_CTRL_GENERAL_CTRL REG32(SCP_CLK_CTRL_BASE + 0x009C)
#define VREQ_PMIC_WRAP_SEL (0x3)
/* TOPCK clk */
#define TOPCK_BASE AP_REG_BASE
#define AP_CLK_CFG_UPDATE3 REG32(TOPCK_BASE + 0x0010)
#define F_ULPOSC_CK_UPDATE BIT(21)
#define F_ULPOSC_CORE_CK_UPDATE BIT(22)
#define AP_CLK_CFG_29_SET REG32(TOPCK_BASE + 0x0180)
#define AP_CLK_CFG_29_CLR REG32(TOPCK_BASE + 0x0184)
#define ULPOSC1_CLK_SEL (0x3 << 8)
#define PDN_F_ULPOSC_CK BIT(15)
#define ULPOSC2_CLK_SEL (0x3 << 16)
#define PDN_F_ULPOSC_CORE_CK BIT(23)
/* OSC meter */
#define AP_CLK_DBG_CFG REG32(TOPCK_BASE + 0x020C)
#define DBG_MODE_MASK 3
#define DBG_MODE_SET_CLOCK 0
#define DBG_BIST_SOURCE_MASK (0x7f << 8)
#define DBG_BIST_SOURCE_ULPOSC1 (0x30 << 8)
#define DBG_BIST_SOURCE_ULPOSC2 (0x32 << 8)
#define AP_CLK26CALI_0 REG32(TOPCK_BASE + 0x0218)
#define CFG_FREQ_METER_RUN BIT(4)
#define CFG_FREQ_METER_ENABLE BIT(7)
#define AP_CLK26CALI_1 REG32(TOPCK_BASE + 0x021C)
#define CFG_CKGEN_LOAD_CNT 0x01ff0000
#define CFG_FREQ_COUNTER(CFG1) ((CFG1)&0xFFFF)
#define AP_CLK_MISC_CFG_0 REG32(TOPCK_BASE + 0x022C)
#define MISC_METER_DIVISOR_MASK 0xff000000
#define MISC_METER_DIV_1 0
/*
* ULPOSC
* osc: 0 for ULPOSC1, 1 for ULPOSC2.
*/
#define AP_ULPOSC_CON0_BASE (AP_REG_BASE + 0xC2B0)
#define AP_ULPOSC_CON1_BASE (AP_REG_BASE + 0xC2B4)
#define AP_ULPOSC_CON0(osc) REG32(AP_ULPOSC_CON0_BASE + (osc)*0x10)
#define AP_ULPOSC_CON1(osc) REG32(AP_ULPOSC_CON1_BASE + (osc)*0x10)
/*
* AP_ULPOSC_CON0
* bit0-6: calibration
* bit7-13: iband
* bit14-17: fband
* bit18-23: div
* bit24: cp_en
* bit25-26: mod
* bit27: div2_en
* bit28-31: reserved
*/
#define OSC_CALI_SHIFT 0
#define OSC_CALI_MASK 0x7f
#define OSC_IBAND_SHIFT 7
#define OSC_FBAND_SHIFT 14
#define OSC_DIV_SHIFT 18
#define OSC_CP_EN BIT(24)
#define OSC_MOD_SHIFT 25
#define OSC_DIV2_EN BIT(27)
/*
* AP_ULPOSC_CON1
* bit0-7: rsv1
* bit8-15: rsv2
* bit16-23: 32K calibration
* bit24-31: bias
*/
#define OSC_RSV1_SHIFT 0
#define OSC_RSV2_SHIFT 8
#define OSC_32KCALI_SHIFT 16
#define OSC_BIAS_SHIFT 24
#endif /* __CROS_EC_CLOCK_REGS_H */
|
