summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/acpi
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-12-16 03:49:55 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-23 08:30:39 +0000
commit372573eaff0f757f004de2f4fb3f688de93bbbba (patch)
treee0159c28a9011c24bd3bade8167335830cb257dc /src/soc/intel/skylake/acpi
parent3c9291b3359d91d7238ed1886f4d87d635a6df55 (diff)
downloadcoreboot-372573eaff0f757f004de2f4fb3f688de93bbbba.tar.gz
tree: Replace ShiftLeft(a,b) with ASL 2.0 syntax
Replace `ShiftLeft (a, b)` with `a << b`. Change-Id: I812b1ed9dcf3a5749b39a9beb9f870258ad6a0de Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70842 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/acpi')
-rw-r--r--src/soc/intel/skylake/acpi/pmc.asl2
-rw-r--r--src/soc/intel/skylake/acpi/xhci.asl4
2 files changed, 3 insertions, 3 deletions
diff --git a/src/soc/intel/skylake/acpi/pmc.asl b/src/soc/intel/skylake/acpi/pmc.asl
index ddb711546f..9b62afafb3 100644
--- a/src/soc/intel/skylake/acpi/pmc.asl
+++ b/src/soc/intel/skylake/acpi/pmc.asl
@@ -13,7 +13,7 @@ Device (PMC)
PWRM, 20, /* PWRMBASE */
}
- OperationRegion (PMCM, SystemMemory, ShiftLeft (PWRM, 12), 0x3f)
+ OperationRegion (PMCM, SystemMemory, PWRM << 12, 0x3f)
Field (PMCM, DWordAcc, NoLock, Preserve)
{
Offset (0x1c), /* PCH_PM_STS */
diff --git a/src/soc/intel/skylake/acpi/xhci.asl b/src/soc/intel/skylake/acpi/xhci.asl
index da5c10bac1..31d215219a 100644
--- a/src/soc/intel/skylake/acpi/xhci.asl
+++ b/src/soc/intel/skylake/acpi/xhci.asl
@@ -17,7 +17,7 @@ Method (UPWE, 3, Serialized)
Local0 = Arg1 + ((Arg0 - 1) * 0x10)
/* Map ((XMEM << 16) + Local0 in PSCR */
- OperationRegion (PSCR, SystemMemory, ShiftLeft (Arg2, 16) + Local0, 0x10)
+ OperationRegion (PSCR, SystemMemory, (Arg2 << 16) + Local0, 0x10)
Field (PSCR, DWordAcc, NoLock, Preserve)
{
PSCT, 32,
@@ -100,7 +100,7 @@ Device (XHCI)
D3HE, 1, /* D3_hot_en */
}
- OperationRegion (XREG, SystemMemory, ShiftLeft (XMEM, 16) + 0x8000, 0x200)
+ OperationRegion (XREG, SystemMemory, (XMEM << 16) + 0x8000, 0x200)
Field (XREG, DWordAcc, Lock, Preserve)
{
Offset (0x1c4), /* USB2PMCTRL */